aboutsummaryrefslogtreecommitdiff
path: root/fesvr
diff options
context:
space:
mode:
authorEric Gouriou <ego@rivosinc.com>2023-06-01 18:07:04 -0700
committerEric Gouriou <ego@rivosinc.com>2023-06-19 14:30:34 -0700
commitd633af2b180391b6f73f84f56d8b305a3af7c152 (patch)
treedfa8e1f14de06e3297ac8e357dc7fa2bd1bef3e5 /fesvr
parente87038ee5e6545a5149cdf4334d220f951534f30 (diff)
downloadriscv-isa-sim-d633af2b180391b6f73f84f56d8b305a3af7c152.zip
riscv-isa-sim-d633af2b180391b6f73f84f56d8b305a3af7c152.tar.gz
riscv-isa-sim-d633af2b180391b6f73f84f56d8b305a3af7c152.tar.bz2
Zvk: Implement Zvbc extension, vectory carryless multiplaction
Implement the Zvbc instructions - vclmul.{vv,vx}, vector carryless multiply low - vclmulh.{vv,vx}, vector carryless multiply high Signed-off-by: Eric Gouriou <ego@rivosinc.com>
Diffstat (limited to 'fesvr')
0 files changed, 0 insertions, 0 deletions