diff options
author | Andrew Waterman <andrew@sifive.com> | 2022-02-16 05:02:06 -0800 |
---|---|---|
committer | Andrew Waterman <andrew@sifive.com> | 2022-02-16 05:02:06 -0800 |
commit | b68b758b251645c89408c7cd1ce4bd2a2d55889c (patch) | |
tree | dc853266bc4ae5655b349171504734cb82946491 /disasm | |
parent | e03fa93c988ec92b6f1427b5cc10c40b41351e70 (diff) | |
parent | 0531acb756acef2fb1f82f355e522a9ab0840926 (diff) | |
download | riscv-isa-sim-b68b758b251645c89408c7cd1ce4bd2a2d55889c.zip riscv-isa-sim-b68b758b251645c89408c7cd1ce4bd2a2d55889c.tar.gz riscv-isa-sim-b68b758b251645c89408c7cd1ce4bd2a2d55889c.tar.bz2 |
Merge branch 'plct-cmo-upstream' of https://github.com/plctlab/plct-spike into plctlab-plct-cmo-upstream
Diffstat (limited to 'disasm')
-rw-r--r-- | disasm/disasm.cc | 10 |
1 files changed, 10 insertions, 0 deletions
diff --git a/disasm/disasm.cc b/disasm/disasm.cc index 8552fef..13aca0a 100644 --- a/disasm/disasm.cc +++ b/disasm/disasm.cc @@ -2003,6 +2003,16 @@ void disassembler_t::add_instructions(isa_parser_t* isa) DEFINE_R3TYPE(fsrw); } } + + if (isa->extension_enabled(EXT_ZICBOM)) { + DISASM_INSN("cbo.clean", cbo_clean, 0, {&xrs1}); + DISASM_INSN("cbo.flush", cbo_flush, 0, {&xrs1}); + DISASM_INSN("cbo.inval", cbo_inval, 0, {&xrs1}); + } + + if (isa->extension_enabled(EXT_ZICBOZ)) { + DISASM_INSN("cbo.zero", cbo_zero, 0, {&xrs1}); + } } disassembler_t::disassembler_t(isa_parser_t* isa) |