diff options
author | Tim Newsome <tim@sifive.com> | 2023-01-11 09:45:45 -0800 |
---|---|---|
committer | Tim Newsome <tim@sifive.com> | 2023-01-11 09:46:20 -0800 |
commit | ecda7372d7925c378628652f64c6a887fe371be2 (patch) | |
tree | 00e8d8bfbe4e1383e066f215d0d1649bd16ec5a1 | |
parent | 3b2e8d53b39b8baba8d2e4c31408d92776b32e86 (diff) | |
download | riscv-isa-sim-ecda7372d7925c378628652f64c6a887fe371be2.zip riscv-isa-sim-ecda7372d7925c378628652f64c6a887fe371be2.tar.gz riscv-isa-sim-ecda7372d7925c378628652f64c6a887fe371be2.tar.bz2 |
Fix supported debug version, use extension names
Addresses #1221
-rw-r--r-- | README.md | 3 |
1 files changed, 2 insertions, 1 deletions
@@ -37,7 +37,8 @@ Spike supports the following RISC-V ISA features: - Svnapot extension, v1.0 - Svpbmt extension, v1.0 - Svinval extension, v1.0 - - Debug v0.14 + - Sdext extension, v1.0-STABLE + - Sdtrig extension, v1.0-STABLE - 4 triggers support type=2 (mcontrol), type=4 (itrigger), type=5 (etrigger), type=6 (mcontrol6), and type=15 (disabled) - Smepmp extension v1.0 - Smstateen extension, v1.0 |