diff options
author | Scott Beamer <sbeamer@eecs.berkeley.edu> | 2014-07-15 10:50:22 -0700 |
---|---|---|
committer | Scott Beamer <sbeamer@eecs.berkeley.edu> | 2014-07-15 10:50:22 -0700 |
commit | e15f2cd699daef8ba0790f3c7d275fb64f7ebe5c (patch) | |
tree | aa8a01d2ebfb8c57e3a53c3289a85fa5580730da | |
parent | 752a7e8060714fff531493c8d4d8a710d547a8bf (diff) | |
download | riscv-isa-sim-e15f2cd699daef8ba0790f3c7d275fb64f7ebe5c.zip riscv-isa-sim-e15f2cd699daef8ba0790f3c7d275fb64f7ebe5c.tar.gz riscv-isa-sim-e15f2cd699daef8ba0790f3c7d275fb64f7ebe5c.tar.bz2 |
notes on using debug mode
-rw-r--r-- | README | 30 |
1 files changed, 30 insertions, 0 deletions
@@ -54,3 +54,33 @@ Adding an instruction to the simulator requires two steps: % make install 3. Rebuild the simulator. + +-------------------------------------------------------------------------- +Interactive Debug Mode +-------------------------------------------------------------------------- + +To invoke interactive debug mode, launch spike with -d: + + % spike -d pk hello + +To see the contents of a register (0 is for core 0): + + : reg 0 14 + +To see the contents of a memory location (physical address in hex): + + : mem 2020 + +To see the contents of memory with a virtual address (0 for core 0): + + : mem 0 2020 + +You can advance by one instruction by pressing <enter>. You can also +execute until a desired equality is reached: + + : until pc 0 2020 (stop when pc=2020) + : until mem 2020 50a9907311096993 (stop when mem[2020]=50a9907311096993) + +Alternatively, you can execute as long as an equality is true: + + : while mem 2020 50a9907311096993 |