aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorAndrew Waterman <andrew@sifive.com>2023-09-01 13:29:36 -0700
committerAndrew Waterman <andrew@sifive.com>2023-09-01 13:29:36 -0700
commitd2d9d995a9762d91efffcc00a15f6191259f0802 (patch)
treed99ebee1dd8a716712be36643707e0d554ff0b1c
parent5854ab52181f96723178f903e623d21e61f4fe61 (diff)
parent3c8320ecd76b1d98b5d0955dd521bf5ee1616136 (diff)
downloadriscv-isa-sim-d2d9d995a9762d91efffcc00a15f6191259f0802.zip
riscv-isa-sim-d2d9d995a9762d91efffcc00a15f6191259f0802.tar.gz
riscv-isa-sim-d2d9d995a9762d91efffcc00a15f6191259f0802.tar.bz2
Merge branch 'viktoryou-master'
-rw-r--r--riscv/insns/cbo_inval.h6
1 files changed, 3 insertions, 3 deletions
diff --git a/riscv/insns/cbo_inval.h b/riscv/insns/cbo_inval.h
index bd80a6f..db13da9 100644
--- a/riscv/insns/cbo_inval.h
+++ b/riscv/insns/cbo_inval.h
@@ -1,9 +1,9 @@
require_extension(EXT_ZICBOM);
DECLARE_XENVCFG_VARS(CBIE);
require_envcfg(CBIE);
-if (((STATE.prv != PRV_M) && (mCBIE == 1)) ||
- ((!STATE.v && (STATE.prv == PRV_U)) && (sCBIE = 1)) ||
- (STATE.v && ((hCBIE == 1) || ((STATE.prv == PRV_U) && (sCBIE== 0)))))
+if ((STATE.prv != PRV_M && mCBIE) ||
+ (!STATE.v && STATE.prv == PRV_U && sCBIE) ||
+ (STATE.v && (hCBIE || (STATE.prv == PRV_U && sCBIE))))
MMU.clean_inval(RS1, true, true);
else
MMU.clean_inval(RS1, false, true);