blob: 5834a8780a979b884c9302d4ff6ef28f5ed0f00b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
|
// See LICENSE for license details.
#ifndef _RISCV_SIMIF_H
#define _RISCV_SIMIF_H
#include "decode.h"
#include <map>
// LR/SC
struct reservation {
uint32_t id;
bool valid;
};
// this is the interface to the simulator used by the processors and memory
class simif_t
{
public:
// should return NULL for MMIO addresses
virtual char* addr_to_mem(reg_t addr) = 0;
// used for MMIO addresses
virtual bool mmio_load(reg_t addr, size_t len, uint8_t* bytes) = 0;
virtual bool mmio_store(reg_t addr, size_t len, const uint8_t* bytes) = 0;
// Callback for processors to let the simulation know they were reset.
virtual void proc_reset(unsigned id) = 0;
// get the LR/SC's reservation set
virtual std::map<reg_t, reservation>& get_reservation_set() = 0;
virtual reg_t get_reservation_set_size() = 0;
};
#endif
|