riscv/insns/vsxei16_v.h


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

// vsxei16.v and vsxseg[2-8]ei16.v
VI_DUPLICATE_VREG(insn.rs2(), 16);

switch(P.VU.vsew) {
  case e8: {
      VI_ST_INDEX(index[i], fn, uint8, true);
    }
    break;
  case e16: {
      VI_ST_INDEX(index[i], fn, uint16, true);
    }
    break;
  case e32: {
      VI_ST_INDEX(index[i], fn, uint32, true);
    }
    break;
  case e64: {
      VI_ST_INDEX(index[i], fn, uint64, true);
    }
    break;
  default:
    require(0);
    break;
};