blob: e4cdec4c2b3efa80d7b19dda5a51933e60774410 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
|
// vfmv_vf vd, vs1
require((insn.rd() & (P.VU.vlmul - 1)) == 0);
VI_VFP_COMMON
switch(P.VU.vsew) {
case e16:
for (reg_t i=P.VU.vstart; i<vl; ++i) {
auto &vd = P.VU.elt<float16_t>(rd_num, i, true);
auto rs1 = f16(READ_FREG(rs1_num));
vd = rs1;
}
break;
case e32:
for (reg_t i=P.VU.vstart; i<vl; ++i) {
auto &vd = P.VU.elt<float32_t>(rd_num, i, true);
auto rs1 = f32(READ_FREG(rs1_num));
vd = rs1;
}
break;
case e64:
for (reg_t i=P.VU.vstart; i<vl; ++i) {
auto &vd = P.VU.elt<float64_t>(rd_num, i, true);
auto rs1 = f64(READ_FREG(rs1_num));
vd = rs1;
}
break;
}
P.VU.vstart = 0;
|