index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
insns
/
vsmul_vv.h
Age
Commit message (
Expand
)
Author
Files
Lines
2020-03-27
rvv: fix int_max/min value calculation
Chih-Min Chao
1
-4
/
+4
2019-10-08
rvv: fix vsmul sign and variable type
Chih-Min Chao
1
-12
/
+11
2019-09-04
rvv: remove legacy check 1905
Chih-Min Chao
1
-1
/
+0
2019-07-22
Avoid relying on sizeof long
Andrew Waterman
1
-2
/
+2
2019-06-08
rvv: reformat the code by 'astyle insns/v*.h -s2 -A2'
Dave
1
-2
/
+2
2019-06-03
rvv: refactor to the VU
Dave.Wen
1
-5
/
+5
2019-05-31
rvv: fix vsmul for sew64
Chih-Min Chao
1
-24
/
+24
2019-05-22
rvv: fix smul rounding issue
Dave.Wen
1
-26
/
+21
2019-05-21
rvv: fix the smul rounding bit
Dave.Wen
1
-1
/
+1
2019-05-21
rvv: fix smul_v[vx]
Dave.Wen
1
-4
/
+4
2019-05-19
rvv: append 1950 check to unspported instruction
Chih-Min Chao
1
-0
/
+1
2019-05-17
rvv: remove the debug information
Dave.Wen
1
-4
/
+0
2019-05-16
fix the smul
Dave.Wen
1
-11
/
+14
2019-04-30
rvv: decouple the vectorUnit to the processor's state.
Dave.Wen
1
-6
/
+6
2019-04-25
rvv: fix vsmulv[vx]
Dave.Wen
1
-26
/
+34
2019-04-22
fixed type RUN to RNU
Dave.Wen
1
-1
/
+1
2019-03-29
rvv: add vsmul_v[vx]
Dave.Wen
1
-2
/
+28
2019-03-26
update all instruction templates and part of the implementations
Dave.Wen
1
-1
/
+1
2019-03-26
declare vector instructions without VFUNARY0/1 and VMUNARY0
Dave.Wen
1
-0
/
+5