index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
insns
/
vslideup_vi.h
Age
Commit message (
Expand
)
Author
Files
Lines
2020-04-14
rvv: add vfslide1[down|up].vf and refine checking rule
Chih-Min Chao
1
-5
/
+1
2020-04-10
rvv: vslide[1]up now allows mask overlap when LMUL=1
Chih-Min Chao
1
-1
/
+1
2019-11-27
rvv: change vmerge/vslideup register checking rule
Chih-Min Chao
1
-1
/
+1
2019-10-28
rvv: fix slidedown/up reg checking for 0.8
Chih-Min Chao
1
-1
/
+1
2019-10-23
rvv: add reg checking rule to vslide instructions
Chih-Min Chao
1
-1
/
+3
2019-09-04
rvv: remove legacy check 1905
Chih-Min Chao
1
-1
/
+0
2019-06-18
rvv: refine the register overlaping check and add missing check for slideup
Chih-Min Chao
1
-0
/
+4
2019-06-08
rvv: reformat the code by 'astyle insns/v*.h -s2 -A2'
Dave
1
-24
/
+24
2019-05-26
rvv: fix vslideup zero
Chih-Min Chao
1
-1
/
+1
2019-05-23
rvv: fix vslideup. update the new tail zeroing macro
Dave.Wen
1
-2
/
+2
2019-05-22
rvv: fix slideup
Chih-Min Chao
1
-1
/
+1
2019-05-21
rvv: fix vslideup
Chih-Min Chao
1
-10
/
+19
2019-05-19
rvv: append 1950 check to unspported instruction
Chih-Min Chao
1
-0
/
+1
2019-05-19
rvv: update the vslideup
Dave.Wen
1
-7
/
+6
2019-05-02
rvv: add slide[1]up/slide[1]down
Chih-Min Chao
1
-5
/
+21
2019-04-15
trap: use reserved trap to issue unimplemented instruction
Chih-Min Chao
1
-1
/
+1
2019-03-26
update all instruction templates and part of the implementations
Dave.Wen
1
-0
/
+5