Age | Commit message (Collapse) | Author | Files | Lines | |
---|---|---|---|---|---|
2022-08-22 | Fix redundant loops when calculating vrgather.vi. (#1072) | yangcheng | 1 | -6/+0 | |
2021-09-29 | Convert vstart to csr_t | Scott Johnson | 1 | -1/+1 | |
Adds commit log events for vstart to many vector instructions. | |||||
2020-05-28 | rvv: apply new overlapping and align macro | Chih-Min Chao | 1 | -4/+3 | |
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com> | |||||
2020-03-12 | rvv: commitlog: fix missing dump for some instructions | Chih-Min Chao | 1 | -4/+4 | |
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com> | |||||
2019-11-11 | rvv: add reg checking for specifial instructions | Chih-Min Chao | 1 | -8/+10 | |
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com> | |||||
2019-07-19 | Check vtype.vill for all vector instructions except vsetvl[i] | Andrew Waterman | 1 | -1/+1 | |
2019-06-18 | rvv: add integer/fixed-point/mask/reduction/permutation instructions | Chih-Min Chao | 1 | -0/+29 | |
based on v-spec 0.7.1, support sections: 12/13/15.1 ~ 15.2/16/17 element size: 8/16/32/64 support ediv: 1 Signed-off-by: Bruce Hoult <bruce@hoult.org> Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com> Signed-off-by: Dave Wen <dave.wen@sifive.com> |