aboutsummaryrefslogtreecommitdiff
path: root/riscv/insns/vrgather_vi.h
AgeCommit message (Collapse)AuthorFilesLines
2022-08-22Fix redundant loops when calculating vrgather.vi. (#1072)yangcheng1-6/+0
2021-09-29Convert vstart to csr_tScott Johnson1-1/+1
Adds commit log events for vstart to many vector instructions.
2020-05-28rvv: apply new overlapping and align macroChih-Min Chao1-4/+3
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
2020-03-12rvv: commitlog: fix missing dump for some instructionsChih-Min Chao1-4/+4
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
2019-11-11rvv: add reg checking for specifial instructionsChih-Min Chao1-8/+10
Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com>
2019-07-19Check vtype.vill for all vector instructions except vsetvl[i]Andrew Waterman1-1/+1
2019-06-18rvv: add integer/fixed-point/mask/reduction/permutation instructionsChih-Min Chao1-0/+29
based on v-spec 0.7.1, support sections: 12/13/15.1 ~ 15.2/16/17 element size: 8/16/32/64 support ediv: 1 Signed-off-by: Bruce Hoult <bruce@hoult.org> Signed-off-by: Chih-Min Chao <chihmin.chao@sifive.com> Signed-off-by: Dave Wen <dave.wen@sifive.com>