index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
insns
/
vcompress_vm.h
Age
Commit message (
Expand
)
Author
Files
Lines
2020-02-12
commitlog: rvv: add commitlog support to misc instrutions
Chih-Min Chao
1
-4
/
+4
2019-11-11
rvv: fix function name typo
Chih-Min Chao
1
-1
/
+1
2019-10-23
rvv: add reg checking for specifial instructions
Chih-Min Chao
1
-15
/
+8
2019-09-25
rvv: use new state to support runtime tz change
Chih-Min Chao
1
-1
/
+1
2019-09-04
rvv: remove legacy check 1905
Chih-Min Chao
1
-1
/
+0
2019-07-22
Check vtype.vill for all vector instructions except vsetvl[i]
Andrew Waterman
1
-1
/
+1
2019-06-03
rvv: refactor to the VU
Dave.Wen
1
-7
/
+7
2019-05-23
rvv: refine compress
Chih-Min Chao
1
-2
/
+2
2019-05-22
rvv: fix compress
Chih-Min Chao
1
-19
/
+9
2019-05-19
rvv: append 1950 check to unspported instruction
Chih-Min Chao
1
-0
/
+1
2019-05-03
rvv: add vcompress
Chih-Min Chao
1
-5
/
+51
2019-04-15
trap: use reserved trap to issue unimplemented instruction
Chih-Min Chao
1
-1
/
+1
2019-03-26
update all instruction templates and part of the implementations
Dave.Wen
1
-1
/
+1
2019-03-26
declare vector instructions without VFUNARY0/1 and VMUNARY0
Dave.Wen
1
-0
/
+5