index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speed2
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
riscv
/
insns
/
sret.h
Age
Commit message (
Expand
)
Author
Files
Lines
2024-05-23
zicflip: fix [ms]ret behavior
Chih-Min Chao
1
-1
/
+1
2024-03-06
Zicfilp: Preserve expected landing pad state on traps
Ming-Yi Lai
1
-1
/
+5
2023-05-25
Refactor set_privilege to subsume set_virt
Andrew Waterman
1
-2
/
+1
2023-05-25
Redo sret to put set_virt/set_privilege together
Scott Johnson
1
-3
/
+4
2022-02-27
perform hstatus probe/update for sret only when H extension enabled. (#934)
Neel Gala
1
-5
/
+6
2021-09-24
Actually fix SRET clearing MPRV
Andrew Waterman
1
-4
/
+4
2021-09-24
Fix SRET clearing MPRV
Andrew Waterman
1
-2
/
+2
2021-09-24
Clear MPV on MRET and (when V=0) clear SPV on SRET
Andrew Waterman
1
-2
/
+6
2021-09-08
Convert hstatus to csr_t family
Scott Johnson
1
-2
/
+2
2021-09-08
Convert mstatus into csr_t family
Scott Johnson
1
-1
/
+1
2021-09-08
Convert sret to use sstatus
Scott Johnson
1
-2
/
+2
2021-09-08
Convert sepc & vsepc to use csr_t family
Scott Johnson
1
-1
/
+1
2021-06-02
pmp: mstatus.mprv should be clear if mpp is not M-mode
Chih-Min Chao
1
-0
/
+2
2020-09-24
Correctly respect mstatus.TSR
Andrew Waterman
1
-3
/
+6
2020-09-21
Raise virtual-instruction traps correctly for WFI/SRET/SFENCE
Andrew Waterman
1
-2
/
+2
2020-07-09
Implement hypervisor CSRs read/write
Anup Patel
1
-2
/
+9
2019-11-12
SRET requires S-mode
Andrew Waterman
1
-0
/
+1
2017-03-16
Simplify interrupt-stack discipline
Andrew Waterman
1
-1
/
+1
2017-03-13
Implement mstatus.TW, mstatus.TVM, and mstatus.TSR
Andrew Waterman
1
-1
/
+1
2017-02-01
Set xPIE=1 on xRET
Andrew Waterman
1
-1
/
+1
2016-05-23
Add dret.
Tim Newsome
1
-3
/
+0
2016-05-23
Properly save/restore dpc, mcause, mbadaddr.
Tim Newsome
1
-0
/
+3
2016-04-19
Split ERET into URET, SRET, HRET, MRET
Andrew Waterman
1
-13
/
+6
2016-03-02
Fix ERET bug
Andrew Waterman
1
-1
/
+1
2016-03-02
Serialize simulator on ERET
Andrew Waterman
1
-2
/
+2
2016-03-02
WIP on priv spec v1.9
Andrew Waterman
1
-2
/
+10
2015-03-17
Merge [shm]call into ecall, [shm]ret into eret
Andrew Waterman
1
-1
/
+6
2015-03-12
Update to new privileged spec
Andrew Waterman
1
-5
/
+3
2013-11-25
Update to new privileged ISA
Andrew Waterman
1
-0
/
+5