| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2012-03-24 | new supervisor mode | Andrew Waterman | 1 | -4/+0 |
| 2011-06-19 | temporary undoing of renaming | Andrew Waterman | 1 | -0/+4 |
| 2011-06-12 | [sim] renamed to riscv-isa-run | Andrew Waterman | 1 | -4/+0 |
| 2010-11-21 | [xcc, sim, pk, opcodes] new instruction encoding! | Andrew Waterman | 1 | -1/+1 |
| 2010-09-20 | [xcc, sim] changed instruction format so imm12 subs for rs2 | Andrew Waterman | 1 | -1/+1 |
| 2010-09-06 | [sim, xcc] bthread threading model exposed; insn encoding cleaned up | Andrew Waterman | 1 | -1/+1 |
| 2010-07-28 | [sim,xcc] Changed instruction format to RISC-V | Andrew Waterman | 1 | -1/+1 |
| 2010-07-18 | Reorganized directory structure | Andrew Waterman | 1 | -0/+4 |
 |
index : rocket-tools/riscv-gnu-toolchain/spike.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |