index
:
rocket-tools/riscv-gnu-toolchain/spike.git
confprec
cs250
cycleh
debug_rom
debug_rom_fence
device_flags
dtm_reset_error
dts_parsing
dynamic
eos18-bringup
factor-out-macros
fix-bf16
force-rtti
fp-encoding
heterogeneous_mc
hwachav4
increase-stack-size
itrigger-etrigger-cleanup
load_reservation_set_size
log-commits-faster
master
mmio-hack
mvp
no_progbuf
no_progbuf2
nolibfdt
p-ext-0.5.2
plctlab-plct-zce-fix2
plic-clint-endian
plic_uart_v1
priv-1.10
private-l1-caches
pte-info-and-delegation
remove-tests
rivosinc-etrigger_fix_exception_match
rva-profile-support
simplify-misaligned
sodor
sparse-mem
speed2
speedup-hacks
static-link
test
tmp
trigger_priority
tweak_debug_rom
whole-archive
sifive/rvv0.9-phase2
Unnamed repository; edit this file 'description' to name the repository.
root
about
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configure
Age
Commit message (
Expand
)
Author
Files
Lines
2011-08-18
don't forget to commit configure after autoconf!
cs250
Andrew Waterman
1
-348
/
+274
2011-07-08
fixes to make disassembly work under macos (with macports binutils installed)
Rimas Avizienis
1
-268
/
+375
2011-06-19
temporary undoing of renaming
Andrew Waterman
1
-0
/
+5561
2011-06-12
[sim] renamed to riscv-isa-run
Andrew Waterman
1
-5576
/
+0
2011-06-11
[xcc] fix configure scripts
Andrew Waterman
1
-3
/
+3
2011-05-29
[sim,opcodes] improved sim build and run performance
Andrew Waterman
1
-1
/
+1
2011-04-15
[sim] added icache simulator (disabled by default)
Andrew Waterman
1
-0
/
+15
2011-04-09
[sim] add disable option for vector
Yunsup Lee
1
-0
/
+15
2011-04-09
[sim,pk] reorganized status register
Andrew Waterman
1
-0
/
+15
2010-10-15
[pk, sim] added FPU emulation support to proxy kernel
Andrew Waterman
1
-1
/
+31
2010-08-18
[sim] integrated SoftFloat-3 with ISA sim; removed SoftFloat-2b
Andrew Waterman
1
-0
/
+46
2010-08-09
[xcc,sim] implement FP using softfloat
Andrew Waterman
1
-0
/
+46
2010-07-18
Reorganized directory structure
Andrew Waterman
1
-0
/
+5409