aboutsummaryrefslogtreecommitdiff
path: root/riscv
diff options
context:
space:
mode:
authorYenHaoChen <howard25336284@gmail.com>2023-01-06 08:53:38 +0800
committerYenHaoChen <howard25336284@gmail.com>2023-01-12 08:33:54 +0800
commitb8c2b26af85be0d63d05ec97a8bc8f8c60aaaacf (patch)
tree42abb0c924bf504ec6eaae3b6e3601f3b60499a7 /riscv
parentbc53ecdf3010cbc5a9fbc83b384098e9aa9e8a36 (diff)
downloadspike-b8c2b26af85be0d63d05ec97a8bc8f8c60aaaacf.zip
spike-b8c2b26af85be0d63d05ec97a8bc8f8c60aaaacf.tar.gz
spike-b8c2b26af85be0d63d05ec97a8bc8f8c60aaaacf.tar.bz2
triggers: refactor: remove an outdated comment
Diffstat (limited to 'riscv')
-rw-r--r--riscv/triggers.cc1
1 files changed, 0 insertions, 1 deletions
diff --git a/riscv/triggers.cc b/riscv/triggers.cc
index 70659b1..db831be 100644
--- a/riscv/triggers.cc
+++ b/riscv/triggers.cc
@@ -158,7 +158,6 @@ void mcontrol_t::tdata1_write(processor_t * const proc, const reg_t val, const b
execute = get_field(val, MCONTROL_EXECUTE);
store = get_field(val, MCONTROL_STORE);
load = get_field(val, MCONTROL_LOAD);
- // Assume we're here because of csrw.
}
bool mcontrol_common_t::simple_match(unsigned xlen, reg_t value) const {