aboutsummaryrefslogtreecommitdiff
path: root/drivers/gpio/ftgpio010.c
blob: 6c091d4fd874bf5e93bda63e9f59894df95518e7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
// SPDX-License-Identifier: GPL-2.0+
/*
 * Faraday Technology's FTGPIO010 controller.
 */

#include <common.h>
#include <dm.h>
#include <asm/io.h>
#include <asm/gpio.h>

struct ftgpio010_regs {
	u32 out;
	u32 in;
	u32 direction;	// 1 - output
	u32 reserved;
	u32 set;
	u32 clear;
};

struct ftgpio010_plat {
	struct ftgpio010_regs __iomem *regs;
};

static int ftgpio010_direction_input(struct udevice *dev, unsigned int pin)
{
	struct ftgpio010_plat *plat = dev_get_plat(dev);
	struct ftgpio010_regs *const regs = plat->regs;

	clrbits_le32(&regs->direction, 1 << pin);
	return 0;
}

static int ftgpio010_direction_output(struct udevice *dev, unsigned int pin,
				      int val)
{
	struct ftgpio010_plat *plat = dev_get_plat(dev);
	struct ftgpio010_regs *const regs = plat->regs;

	/* change the data first, then the direction. to avoid glitch */
	out_le32(val ? &regs->set : &regs->clear, 1 << pin);
	setbits_le32(&regs->direction, 1 << pin);

	return 0;
}

static int ftgpio010_get_value(struct udevice *dev, unsigned int pin)
{
	struct ftgpio010_plat *plat = dev_get_plat(dev);
	struct ftgpio010_regs *const regs = plat->regs;

	return in_le32(&regs->in) >> pin & 1;
}

static int ftgpio010_set_value(struct udevice *dev, unsigned int pin, int val)
{
	struct ftgpio010_plat *plat = dev_get_plat(dev);
	struct ftgpio010_regs *const regs = plat->regs;

	out_le32(val ? &regs->set : &regs->clear, 1 << pin);
	return 0;
}

static int ftgpio010_get_function(struct udevice *dev, unsigned int pin)
{
	struct ftgpio010_plat *plat = dev_get_plat(dev);
	struct ftgpio010_regs *const regs = plat->regs;

	if (in_le32(&regs->direction) >> pin & 1)
		return GPIOF_OUTPUT;
	return GPIOF_INPUT;
}

static int ftgpio010_probe(struct udevice *dev)
{
	struct gpio_dev_priv *uc_priv = dev_get_uclass_priv(dev);

	uc_priv->gpio_count = ofnode_read_u32_default(dev_ofnode(dev),
						      "nr-gpios", 32);
	return 0;
}

static int ftgpio010_of_to_plat(struct udevice *dev)
{
	struct ftgpio010_plat *plat = dev_get_plat(dev);

	plat->regs = dev_read_addr_ptr(dev);
	return 0;
}

static const struct dm_gpio_ops ftgpio010_ops = {
	.direction_input	= ftgpio010_direction_input,
	.direction_output	= ftgpio010_direction_output,
	.get_value		= ftgpio010_get_value,
	.set_value		= ftgpio010_set_value,
	.get_function		= ftgpio010_get_function,
};

static const struct udevice_id ftgpio010_ids[] = {
	{ .compatible = "faraday,ftgpio010" },
	{ }
};

U_BOOT_DRIVER(ftgpio010) = {
	.name		= "ftgpio010",
	.id		= UCLASS_GPIO,
	.of_match	= ftgpio010_ids,
	.ops		= &ftgpio010_ops,
	.of_to_plat	= ftgpio010_of_to_plat,
	.plat_auto	= sizeof(struct ftgpio010_plat),
	.probe		= ftgpio010_probe,
};