aboutsummaryrefslogtreecommitdiff
path: root/arch/m68k/dts/mcf5441x.dtsi
blob: dcca36312f5cbe932338a0c38cdfb044d412b2c7 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2018 Angelo Dureghello <angelo@sysam.it>
 */

/ {
	compatible = "fsl,mcf5441x";

	aliases {
		serial0 = &uart0;
		spi0 = &dspi0;
		fec0 = &fec0;
		fec1 = &fec1;
	};

	soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;

		uart0: uart@fc060000 {
			compatible = "fsl,mcf-uart";
			reg = <0xfc060000 0x40>;
			status = "disabled";
		};

		uart1: uart@fc064000 {
			compatible = "fsl,mcf-uart";
			reg = <0xfc064000 0x40>;
			status = "disabled";
		};

		uart2: uart@fc068000 {
			compatible = "fsl,mcf-uart";
			reg = <0xfc068000 0x40>;
			status = "disabled";
		};

		uart3: uart@fc06c000 {
			compatible = "fsl,mcf-uart";
			reg = <0xfc06c000 0x40>;
			status = "disabled";
		};

		dspi0: dspi@fc05c000 {
			compatible = "fsl,mcf-dspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0xfc05c000 0x100>;
			spi-max-frequency = <50000000>;
			num-cs = <4>;
			spi-mode = <0>;
			status = "disabled";
		};

		dspi1: dspi@fc03c000 {
			compatible = "fsl,mcf-dspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0xfc03c000 0x100>;
			spi-max-frequency = <50000000>;
			num-cs = <4>;
			spi-mode = <0>;
			status = "disabled";
		};

		dspi2: dspi@ec038000 {
			compatible = "fsl,mcf-dspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0xec038000 0x100>;
			spi-max-frequency = <50000000>;
			num-cs = <4>;
			spi-mode = <0>;
			status = "disabled";
		};

		dspi3: dspi@ec03c000 {
			compatible = "fsl,mcf-dspi";
			#address-cells = <1>;
			#size-cells = <0>;
			reg = <0xec03c00 0x100>;
			spi-max-frequency = <50000000>;
			num-cs = <4>;
			spi-mode = <0>;
			status = "disabled";
		};

		fec0: ethernet@fc0d4000 {
			compatible = "fsl,mcf-fec";
			reg = <0xfc0d4000 0x4000>;
			mii-base = <0>;
			max-speed = <100>;
			timeout-loop = <50000>;
			status = "disabled";
		};

		fec1: ethernet@fc0d8000 {
			compatible = "fsl,mcf-fec";
			reg = <0xfc0d8000 0x4000>;
			mii-base = <1>;
			max-speed = <100>;
			timeout-loop = <50000>;
			status = "disabled";
		};

		i2c0: i2c@0xfc058000 {
			compatible = "fsl-i2c";
			#address-cells=<1>;
			#size-cells=<0>;
			cell-index = <0>;
			reg = <0xfc058000 0x100>;
			clock-frequency = <100000>;
			status = "disabled";
		};

		i2c1: i2c@0xfc038000 {
			compatible = "fsl-i2c";
			#address-cells=<1>;
			#size-cells=<0>;
			cell-index = <1>;
			reg = <0xfc038000 0x100>;
			clock-frequency = <100000>;
			status = "disabled";
		};

		i2c2: i2c@0xfc010000 {
			compatible = "fsl-i2c";
			#address-cells=<1>;
			#size-cells=<0>;
			cell-index = <2>;
			reg = <0xfc010000 0x100>;
			clock-frequency = <100000>;
			status = "disabled";
		};

		i2c3: i2c@0xfc014000 {
			compatible = "fsl-i2c";
			#address-cells=<1>;
			#size-cells=<0>;
			cell-index = <3>;
			reg = <0xfc014000 0x100>;
			clock-frequency = <100000>;
			status = "disabled";
		};

		i2c4: i2c@0xfc018000 {
			compatible = "fsl-i2c";
			#address-cells=<1>;
			#size-cells=<0>;
			cell-index = <4>;
			reg = <0xfc018000 0x100>;
			clock-frequency = <100000>;
			status = "disabled";
		};

		i2c5: i2c@0xfc01c000 {
			compatible = "fsl-i2c";
			#address-cells=<1>;
			#size-cells=<0>;
			cell-index = <5>;
			reg = <0xfc01c000 0x100>;
			clock-frequency = <100000>;
			status = "disabled";
		};
	};
};