aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2019-12-03clk: mediatek: add driver for MT8518mingming lee2-0/+1559
2019-12-02common: Move get_ticks() function out of common.hSimon Glass1-0/+1
2019-12-02Move strtomhz() to vsprintf.hSimon Glass2-0/+2
2019-11-17rockchip: clk: Add clk driver for rk3308Finley Xiao2-0/+1073
2019-11-17rockchip: clk: pll: add common pll setting funcsElaine Zhang2-0/+361
2019-11-17rockchip: clk: fix wrong CONFIG_IS_ENABLED handlingHeiko Stuebner8-8/+8
2019-11-17rockchip: clk: rv1108: remove duplicate reset initHeiko Stuebner1-14/+2
2019-11-17rockchip: clk: add px30 clock driverKever Yang2-0/+1631
2019-11-12Merge tag 'u-boot-imx-20191105' of https://gitlab.denx.de/u-boot/custodians/u...Tom Rini4-0/+479
2019-11-11Merge tag 'u-boot-rockchip-20191110' of https://gitlab.denx.de/u-boot/custodi...Tom Rini1-0/+2
2019-11-10clk: rockchip: rk3328: Configure CPU clockSimon South1-0/+2
2019-11-07clk: clk-ti-sci: Notify AVS driver upon setting clock rateKeerthy1-0/+5
2019-11-05clk: imx: imx8mm: add set_parent callbackPeng Fan1-0/+19
2019-11-05clk: imx8mm: add enet clkPeng Fan1-0/+27
2019-11-05clk: imx: add i.MX8MN ccf driverPeng Fan3-0/+433
2019-10-30Merge tag 'u-boot-clk-23Oct2019' of https://gitlab.denx.de/u-boot/custodians/...Tom Rini5-23/+279
2019-10-25Merge tag 'mips-pull-2019-10-25' of git://git.denx.de/u-boot-mipsTom Rini3-0/+162
2019-10-25clk: add clock driver for MediaTek MT76x8 platformWeijie Gao3-0/+162
2019-10-24arm64: zynqmp: Switch to xlnx-zynqmp-clk headerMichal Simek1-1/+0
2019-10-24arm64: versal: Rename versal_pm_request to xilinx_pm_requestMichal Simek1-7/+7
2019-10-24arm64: versal: Clean pm_api_id usageMichal Simek1-0/+1
2019-10-22test: clk: test clock self assignmentJean-Jacques Hiblot1-0/+22
2019-10-22drivers: clk: Fix using assigned-clocks in the node of the clock it sets upJean-Jacques Hiblot1-6/+42
2019-10-22test: clk: Update tests to also check the managed APIJean-Jacques Hiblot2-9/+91
2019-10-22drivers: clk: Add a managed API to get clocks from the device-treeJean-Jacques Hiblot1-0/+48
2019-10-22drivers: clk: Handle gracefully NULL pointersJean-Jacques Hiblot1-7/+36
2019-10-22clk: Add support for I2C clocks on NXP's imx6q SoC which use CCFLukasz Majewski2-0/+39
2019-10-22clk: Fix error check in clk_set_default_parents()Jean-Jacques Hiblot1-1/+1
2019-10-18clk: meson-sm1: add compatibleNeil Armstrong1-0/+1
2019-10-18clk: meson: g12a: add support for VPU/HDMI clocksNeil Armstrong1-17/+603
2019-10-11clk: cdce9xx: add support for cdce9xx clock synthesizerTero Kristo3-0/+262
2019-10-09Merge tag 'xilinx-for-v2020.01' of https://gitlab.denx.de/u-boot/custodians/u...Tom Rini3-0/+756
2019-10-08clk: versal: Add clock driver supportSiva Durga Prasad Paladugu3-0/+755
2019-10-08zynqmp: firmware: Add Xilinx ZynqMP firmware driverRajan Vaja1-0/+1
2019-10-08ARM: at91: Rename sama5_sfr.h to at91_sfr.hTudor Ambarus1-1/+1
2019-09-11rockchip: clk: rk3399: remove clk_enable()Kever Yang1-37/+0
2019-09-11rockchip: clk: rk3368: remove clk_enable()Kever Yang1-19/+0
2019-09-11rockchip: clk: rk3328: remove clk_enable()Kever Yang1-12/+0
2019-09-11rockchip: clk: rk3288: remove clk_enable()Kever Yang1-23/+0
2019-09-05clk: aspeed: Add support for SD clockEddie James1-0/+27
2019-08-29Merge tag 'u-boot-amlogic-20190828' of https://gitlab.denx.de/u-boot/custodia...Tom Rini1-0/+1
2019-08-28clk: meson-g12b: add compatibleMark Kettenis1-0/+1
2019-08-27stm32mp1: clk: use gd to store frequency informationPatrick Delaunay1-7/+9
2019-08-27stm32mp1: clk: remove debug tracesPatrick Delaunay1-17/+4
2019-08-26Kconfig: Varios: Fix more SPL, TPL dependenciesAdam Ford1-0/+1
2019-08-24Merge tag 'u-boot-rockchip-20190823' of https://gitlab.denx.de/u-boot/custodi...Tom Rini1-0/+12
2019-08-23rockchip: clk: rk3328: add clk_enable ops for HCLK_HOST0Kever Yang1-0/+12
2019-08-22clk: imx: add i.MX8MM clk driverPeng Fan2-0/+417
2019-08-22clk: imx: add i.MX8M composite clk supportPeng Fan1-0/+170
2019-08-22clk: imx: add pll14xx driverPeng Fan2-0/+406
generated by cgit v1.1 at 2024-11-01 20:00:31 +0000