aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2021-04-08clk: mpfs_clk: Enable DM_FLAG_PRE_RELOC flagBin Meng1-0/+1
2021-04-06clk: Return -ENOSYS when system call is not availableSimon Glass1-4/+4
2021-04-06clk: Update drivers to use -EINVALSimon Glass9-17/+17
2021-03-31Merge tag 'xilinx-for-v2021.07' of https://source.denx.de/u-boot/custodians/u...WIP/31Mar2021-nextTom Rini1-81/+170
2021-03-30clk: zynqmp: Fix clk dump valuesT Karthik Reddy1-81/+170
2021-03-26dm: Rename device_get_by_driver_info_idx()Simon Glass1-1/+1
2021-03-26clk: sandbox: Create a special fixed-rate driverSimon Glass1-0/+33
2021-03-26clk: fixed-rate: Export driver parts for OF_PLATDATA_INSTSimon Glass1-4/+10
2021-03-26clk: sandbox: Move priv/plat data to a header fileSimon Glass2-13/+0
2021-03-11clk: stm32mp1: gets root clocks from fdtEtienne Carriere1-39/+23
2021-02-23Merge tag 'xilinx-for-v2021.04-rc3' of https://gitlab.denx.de/u-boot/custodia...WIP/23Feb2021Tom Rini3-0/+70
2021-02-23clk: versal: Add support to enable clocksT Karthik Reddy1-0/+11
2021-02-23clk: zynqmp: Add support to enable clocksT Karthik Reddy1-0/+49
2021-02-23clk: zynq: Add dummy clock enable functionMichal Simek1-0/+10
2021-02-22clk: ti: improve debug messages for clkctrl driverDario Binacchi1-2/+2
2021-02-15Merge branch '2021-02-02-drop-asm_global_data-when-unused'Tom Rini20-2/+20
2021-02-11clk: at91: compat: partially revert "dm: Remove uses of device_bind_offset()"Eugen Hristev1-8/+12
2021-02-09clk: stm32mp1: add support of I2C6_KPatrick Delaunay1-0/+1
2021-02-02common: Drop asm/global_data.h from common headerSimon Glass20-2/+20
2021-01-30clk: x86: Correct the driver nameSimon Glass1-2/+2
2021-01-30clk: Add debugging for return valuesSimon Glass1-5/+11
2021-01-25Merge https://gitlab.denx.de/u-boot/custodians/u-boot-sunxiWIP/25Jan2021Tom Rini3-0/+128
2021-01-25clk: sunxi: Add support for H616 clocksJernej Skrabec3-0/+128
2021-01-25Merge tag 'mips-pull-2021-01-24' of https://gitlab.denx.de/u-boot/custodians/...Tom Rini2-0/+160
2021-01-24clk: add clock driver for MediaTek MT7620 SoCWeijie Gao2-0/+160
2021-01-23clk: imx: Add ECSPI to iMX8MNMarek Vasut1-0/+29
2021-01-18clk: aspeed: Add AST2600 clock supportRyan Chen2-0/+1174
2021-01-18clk: mediatek: Add MT8183 clock driverFabien Parent2-0/+824
2021-01-18clk: Add Microchip PolarFire SoC clock driverPadmarao Begari8-0/+514
2021-01-15dm: fix build errors generated by last mergesDario Binacchi5-5/+5
2021-01-13Merge tag 'u-boot-stm32-20210113' of https://gitlab.denx.de/u-boot/custodians...Tom Rini3-127/+129
2021-01-13Merge tag 'u-boot-amlogic-20210112' of https://gitlab.denx.de/u-boot/custodia...Tom Rini2-0/+84
2021-01-13clk: clk_stm32h7: migrate trace to dev and log macroPatrick Delaunay1-32/+38
2021-01-13clk: clk_stm32f: migrate trace to dev and log macroPatrick Delaunay1-19/+20
2021-01-13clk: stm32mp1: migrate trace to dev and log macroPatrick Delaunay1-76/+71
2021-01-12clk: move clk-ti-sci driver to 'ti' directoryDario Binacchi5-9/+9
2021-01-12clk: ti: omap4: add clock manager driverDario Binacchi2-1/+23
2021-01-12clk: ti: add support for clkctrl clocksDario Binacchi3-0/+161
2021-01-12clk: ti: add gate clock driverDario Binacchi3-0/+100
2021-01-12clk: ti: add divider clock driverDario Binacchi6-25/+439
2021-01-12clk: ti: am33xx: add DPLL clock driversDario Binacchi4-0/+355
2021-01-12clk: ti: add mux clock driverDario Binacchi5-0/+294
2021-01-12clk: add clk_round_rate()Dario Binacchi3-0/+42
2021-01-12clk: export generic routinesDario Binacchi1-12/+12
2021-01-11clk: meson: add minimal driver for g12a-ao clocksMarek Szyprowski2-0/+84
2021-01-05Merge tag 'dm-pull-5jan21' of git://git.denx.de/u-boot-dm into nextWIP/05Jan2021-nextTom Rini22-25/+38
2021-01-05Merge tag 'v2021.01-rc5' into nextTom Rini3-5/+26
2021-01-05dm: Rename DM_GET_DRIVER() to DM_DRIVER_GET()Simon Glass5-7/+7
2021-01-05dm: core: Access device ofnode through functionsSimon Glass3-3/+3
2021-01-05dm: core: Use dev_has_ofnode() instead of dev_of_valid()Simon Glass1-1/+1
generated by cgit v1.1 at 2024-11-15 22:00:47 +0000