aboutsummaryrefslogtreecommitdiff
path: root/drivers/clk
AgeCommit message (Expand)AuthorFilesLines
2024-03-02Merge patch series "ARM: renesas: Rename R-Mobile to Renesas"WIP/02Mar2024Tom Rini1-1/+1
2024-03-02ARM: renesas: Rename ARCH_RMOBILE to ARCH_RENESASMarek Vasut1-1/+1
2024-02-28clk: renesas: Confirm all clock & reset changes on RZ/G2LPaul Barker1-4/+13
2024-02-20Merge https://gitlab.denx.de/u-boot/custodians/u-boot-samsungTom Rini8-23/+741
2024-02-17clk: renesas: Fix broken clocks on all Gen2 boardsNiklas Söderlund1-0/+9
2024-02-10clk: renesas: Implement R8A779H0 V4M PLL7 supportMarek Vasut3-5/+13
2024-02-10clk: renesas: Add R8A779H0 V4M clock tablesHai Pham4-0/+301
2024-01-29clk: clk-gpio: add actual gated clockSvyatoslav Ryhel1-5/+33
2024-01-29treewide: Remove clk_freeSean Anderson9-58/+5
2024-01-29clk: Remove rfreeSean Anderson3-38/+0
2024-01-29clk: fix clk_get_rate() always return ulongJulien Masson1-6/+1
2024-01-29clk: meson: add Hardware Clock measure driverNeil Armstrong3-0/+645
2024-01-27Merge branch 'master-cleanup' of https://source.denx.de/u-boot/custodians/u-b...WIP/27Jan2024Tom Rini23-23/+0
2024-01-27clk: renesas: Drop include common.hMarek Vasut23-23/+0
2024-01-24clk: exynos: Add Exynos850 clock driverSam Protsenko3-0/+197
2024-01-24clk: exynos: Add Samsung clock frameworkSam Protsenko5-2/+546
2024-01-24clk: exynos: Move pll code into clk-exynos7420Sam Protsenko4-47/+24
2024-01-22clk: altera: n5x: Fix MEMCLKMGR_EXTCNTRST_C0CNTRST to bit(0)Dinesh Maniyam1-2/+2
2024-01-19arm: Rename STM32MP15xPatrick Delaunay1-1/+1
2024-01-19arm: Rename STM32MP13xPatrick Delaunay1-1/+1
2024-01-16clk/qcom: fix rcg divider valueCaleb Connolly6-54/+67
2024-01-16clk/qcom: add mnd_width to clk_rcg_set_rate_mnd()Caleb Connolly6-20/+22
2024-01-16clk/qcom: use function pointers for enable and set_rateCaleb Connolly7-29/+177
2024-01-16clk/qcom: sdm845: add register map for simple gate clocksCaleb Connolly2-12/+101
2024-01-16clk/qcom: handle resets and clocks in one deviceKonrad Dybcio7-23/+337
2024-01-16clk/qcom: move ipq4019 driver from mach-ipq40xxCaleb Connolly4-0/+61
2024-01-16clk/qcom: move from mach-snapdragonCaleb Connolly10-0/+838
2024-01-14clk: renesas: Synchronize RZ R8A774E1 RZ/G2H clock tables with Linux 6.6.3Marek Vasut1-1/+3
2024-01-14clk: renesas: Synchronize RZ R8A774C0 RZ/G2E clock tables with Linux 6.6.3Marek Vasut1-0/+1
2024-01-14clk: renesas: Synchronize RZ R8A774B1 RZ/G2N clock tables with Linux 6.6.3Marek Vasut1-0/+3
2024-01-14clk: renesas: Synchronize RZ R8A774A1 RZ/G2M clock tables with Linux 6.6.3Marek Vasut1-0/+3
2024-01-14clk: renesas: Synchronize R-Car R8A77995 D3 clock tables with Linux 6.6.3Marek Vasut1-0/+1
2024-01-14clk: renesas: Synchronize R-Car R8A77990 E3 clock tables with Linux 6.6.3Marek Vasut1-0/+1
2024-01-14clk: renesas: Synchronize R-Car R8A77965 M3-N clock tables with Linux 6.6.3Marek Vasut1-0/+3
2024-01-14clk: renesas: Synchronize R-Car R8A77960 M3-W and R8A77961 M3-W+ clock tables...Marek Vasut2-0/+4
2023-12-19Merge patch series "Add support for MediaTek MT8365 EVK Board"Tom Rini2-0/+767
2023-12-19clk: mediatek: add clock driver support for MediaTek MT8365 SoCJulien Masson2-0/+767
2023-12-18Merge tag 'v2024.01-rc5' into nextTom Rini6-9/+24
2023-12-15Merge tag 'clk-2024.01-next' of https://source.denx.de/u-boot/custodians/u-bo...WIP/15Dec2023-nextTom Rini13-193/+264
2023-12-15test: dm: clk_ccf: test ccf_clk_opsYang Xiwen2-0/+2
2023-12-15clk: nuvoton: add read only feature for clk driverJim Liu3-9/+19
2023-12-15clk: treewide: switch to clock dump from clk_opsIgor Prusov10-105/+108
2023-12-15clk: amlogic: Move driver and ops structsIgor Prusov1-17/+17
2023-12-15clk: k210: Move soc_clk_dump functionIgor Prusov1-46/+46
2023-12-15clk: ast2600: Move soc_clk_dump functionIgor Prusov1-35/+35
2023-12-15clk: zynq: Move soc_clk_dump to Zynq clock driverIgor Prusov1-0/+58
2023-12-15clk: Check that composite clock's div has set_rate()Igor Prusov1-1/+1
2023-12-15clk: get correct ops for clk_enable() and clk_disable()Yang Xiwen1-0/+2
2023-12-15clk: check parent_name in clk_register to avoid confusing log_error() outputYang Xiwen1-8/+10
2023-12-15clk: stm32f: fix setting of LCD clockDario Binacchi1-12/+14