| Age | Commit message (Expand) | Author | Files | Lines |
|---|---|---|---|---|
| 2023-02-17 | riscv: Rename Andes cpu and board names | Leo Yu-Chi Liang | 1 | -50/+0 |
| 2023-02-17 | riscv: cpu: ax25: Simplify cache enabling logic in harts_early_init() | Yu Chien Peter Lin | 1 | -37/+12 |
| 2023-02-01 | riscv: ae350: Enable CCTL_SUEN | Rick Chen | 1 | -7/+11 |
| 2021-10-07 | riscv: ae350: enable Coherence Manager for ae350 | Leo Yu-Chi Liang | 1 | -0/+42 |
| 2019-12-02 | common: Move ARM cache operations out of common.h | Simon Glass | 1 | -0/+1 |
| 2019-12-02 | common: Move some cache and MMU functions out of common.h | Simon Glass | 1 | -0/+1 |
| 2018-11-26 | riscv: cache: Implement i/dcache [status, enable, disable] | Rick Chen | 1 | -0/+4 |
| 2018-10-03 | riscv: Move do_reset() to a common place | Bin Meng | 1 | -9/+0 |
| 2018-05-29 | riscv: cpu: nx25: Rename as ax25 | Rick Chen | 1 | -0/+32 |
 |
index : rocket-tools/riscv-gnu-toolchain/qemu/roms/u-boot.git | |
| Unnamed repository; edit this file 'description' to name the repository. | root |
| aboutsummaryrefslogtreecommitdiff |