aboutsummaryrefslogtreecommitdiff
path: root/arch/mips/cpu
AgeCommit message (Expand)AuthorFilesLines
2020-04-27mips: add a option to support not reserving malloc space on initial stackWeijie Gao1-2/+4
2020-04-27mips: add an option to support initialize SRAM for initial stackWeijie Gao1-0/+7
2020-04-27mips: add an option to enable u_boot_list section for SPL loaders in u-boot-s...Weijie Gao1-1/+1
2020-04-27mips: enable support for appending dtb to spl binaryWeijie Gao1-0/+2
2020-04-27mips: start.S: avoid overwriting outside gd when clearing global data in stackWeijie Gao1-1/+2
2020-04-09MIPS: allow override of get_tbclk()Alex Nemirovsky1-1/+1
2020-01-17common: Move get_tbclk() to time.hSimon Glass1-0/+1
2019-12-02common: Move interrupt functions into a new headerSimon Glass1-0/+1
2019-01-26linker: Modify linker scripts to be more genericTom Rini1-2/+2
2019-01-16MIPS: optimize and fix ELF sectionsDaniel Schwierzeck2-68/+136
2018-12-19MIPS: move create_tlb() in an proper header: mipsregs.hGregory CLEMENT1-10/+0
2018-11-18MIPS: fix linking of standalone programsDaniel Schwierzeck2-14/+0
2018-11-18Kbuild: add LDFLAGS_STANDALONEDaniel Schwierzeck2-4/+4
2018-11-02MIPS: make size of relocation table fixed but configurableDaniel Schwierzeck1-7/+13
2018-09-22MIPS: start.S: make boot config at offset 0x10 configurableDaniel Schwierzeck1-16/+5
2018-05-07SPDX: Convert all of our single license tags to Linux Kernel styleTom Rini10-24/+10
2017-11-28MIPS: Drop unused PTR_COUNT_SHIFT from u-boot.ldsPaul Burton1-6/+0
2017-07-27mips: spl: configure SYS_MALLOC_F_LEN independently for SPL and full U-BootAndy Yan1-3/+3
2017-07-25MIPS: Stop building position independent codePaul Burton2-162/+9
2017-05-10MIPS: add initial infrastructure for Broadcom MIPS SoCsÁlvaro Fernández Rojas1-0/+5
2017-05-10MIPS: allow using generic sysreset driversÁlvaro Fernández Rojas1-0/+2
2017-05-10MIPS: call debug_uart_init right before board_init_fDaniel Schwierzeck1-0/+14
2016-11-30MIPS: add possibility to setup initial stack and global data in SRAMDaniel Schwierzeck1-0/+7
2016-11-30MIPS: factor out code for initial stack and global dataDaniel Schwierzeck1-26/+30
2016-11-30MIPS: fix iand optimize setup of CP0 registersDaniel Schwierzeck1-24/+50
2016-11-30MIPS: fix ROM exception vectorsDaniel Schwierzeck1-10/+19
2016-11-30MIPS: make inclusion of ROM exception vectors configurableDaniel Schwierzeck1-3/+8
2016-09-21MIPS: Hang if run on a secondary CPUPaul Burton1-1/+20
2016-09-21MIPS: Fix cache maintenance in relocate_code & simplifyPaul Burton2-26/+21
2016-09-21MIPS: Ensure Config.K0=2 applies before any memory accessesPaul Burton1-0/+1
2016-09-21MIPS: Map CM Global Control RegistersPaul Burton3-0/+53
2016-09-21MIPS: If we don't need DDR for cache init, init cache firstPaul Burton1-0/+9
2016-09-21MIPS: Preserve Config implementation-defined bitsPaul Burton1-2/+3
2016-09-21MIPS: Enable use of the instruction cache earlierPaul Burton1-8/+0
2016-09-21MIPS: Probe cache line sizes once during bootPaul Burton1-0/+7
2016-05-31MIPS: provide a default u-boot-spl.ldsDaniel Schwierzeck1-0/+90
2016-05-21MIPS: Use unchecked immediate addition/subtractionPaul Burton1-10/+12
2016-05-21mips: Fix compiler warning in cpu.cMarek Vasut1-1/+0
2016-02-06Use correct spelling of "U-Boot"Bin Meng1-1/+1
2016-02-01MIPS: start.S: fix and optimize instructionsDaniel Schwierzeck1-11/+11
2016-02-01MIPS: initialize board_init_f() argument to zero.Purna Chandra Mandal1-1/+1
2016-01-16MIPS: fix annotation of _start and relocate_codeDaniel Schwierzeck1-7/+5
2015-01-30MIPS: unify CPU code in arch/mips/cpu/Daniel Schwierzeck11-385/+11
2015-01-30MIPS: move au1x00 SoC code to arch/mips/mach-au1x00Daniel Schwierzeck9-2493/+0
2015-01-30MIPS: handle mips64 ST0_KX bit in mips32 start.SPaul Burton1-1/+3
2015-01-30MIPS: handle mips64 relocs in mips32 start.SPaul Burton1-2/+17
2015-01-30MIPS: use asm.h macros in mips32 start.SPaul Burton1-55/+61
2015-01-29MIPS: unify cache initialization codePaul Burton4-489/+2
2015-01-29MIPS: unify cache maintenance functionsPaul Burton2-167/+0
2015-01-29MIPS: avoid .set ISA for cache operationsPaul Burton2-38/+20