aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/cpu/armv7/socfpga
AgeCommit message (Expand)AuthorFilesLines
2015-05-07ARM: socfpga: move SoC sources to mach-socfpgaMasahiro Yamada11-1875/+0
2015-05-07ARM: socfpga: remove redundant config.mkMasahiro Yamada1-8/+0
2015-05-07ARM: socfpga: do not add board directory to header search pathMasahiro Yamada1-3/+0
2015-04-21arm: socfpga: spl: add board_init_f to SPLDinh Nguyen1-0/+29
2015-04-21arm: socfpga: spl: Add SDRAM checkDinh Nguyen1-0/+6
2015-04-21arm: socfpga: spl: Use common lowlevel_initDinh Nguyen2-46/+0
2015-04-21arm: socfpga: spl: printout sdram sizeDinh Nguyen1-0/+4
2015-04-21arm: socfpga: spl: add sdram init and calibrationDinh Nguyen1-0/+13
2015-04-21arm: socfpga: spl: allow bootrom to enable IOs after warm resetDinh Nguyen2-0/+12
2015-04-21arm: socfpga: spl: Add call to timer_initDinh Nguyen1-0/+2
2015-04-21arm: socfpga: spl: enable sdram, timer and uartDinh Nguyen1-0/+4
2015-04-21arm: socfpga: add functions to bring sdram, timer, and uart out of resetDinh Nguyen1-0/+24
2015-04-18Kconfig: Move CONFIG_DESIGNWARE_ETH to KconfigSimon Glass1-1/+1
2015-03-24remove unnecessary version.h includesRob Herring2-2/+0
2015-01-05socfpga: Drop redundant save_boot_paramsTom Rini1-7/+0
2014-12-21arm: socfpga: Change watchdog timeoutStefan Roese1-1/+11
2014-12-06socfpga: correctly increment freeze_controller_base addressDinh Nguyen1-4/+2
2014-12-06arm: socfpga: Use only one clrbits_le32 call to deassert SPI reset bitsStefan Roese1-2/+2
2014-11-07arm: socfpga: Add socfpga_spim_enable() to reset_manager.cStefan Roese2-0/+15
2014-11-07arm: socfpga: Add DW master SPI clock to clock_manager.cStefan Roese1-0/+14
2014-10-27arm: socfpga: Zap spl.h and ad-hoc related symsMarek Vasut1-9/+0
2014-10-27arm: socfpga: Move code from misc_init_r() to arch_early_init_r()Marek Vasut1-1/+1
2014-10-06arm: socfpga: Add command to control HPS-FPGA bridgesMarek Vasut1-0/+75
2014-10-06arm: socfpga: Move cache_enable to CPU codeMarek Vasut1-0/+10
2014-10-06arm: socfpga: nic301: Add NIC-301 configuration codePavel Machek1-0/+26
2014-10-06arm: socfpga: pl310: Map SDRAM to 0x0Marek Vasut1-0/+14
2014-10-06arm: socfpga: sysmgr: Add FPGA bits into system managerMarek Vasut1-0/+39
2014-10-06arm: socfpga: reset: Add function to reset FPGA bridgesMarek Vasut1-0/+38
2014-10-06arm: socfpga: fpga: Add SoCFPGA FPGA programming interfacePavel Machek3-1/+116
2014-10-06arm: socfpga: misc: Align print_cpuinfo() outputPavel Machek1-1/+1
2014-10-06arm: socfpga: misc: Add SD controller initPavel Machek1-0/+13
2014-10-06arm: socfpga: misc: Add proper ethernet initializationPavel Machek1-15/+43
2014-10-06arm: socfpga: reset: Add EMAC reset functionsMarek Vasut1-0/+17
2014-10-06arm: socfpga: timer: Pull the timer reload value from config fileMarek Vasut1-0/+2
2014-10-06arm: socfpga: clock: Sync with reference codeMarek Vasut1-16/+26
2014-10-06arm: socfpga: clock: Clean up bit definitionsMarek Vasut2-149/+147
2014-10-06arm: socfpga: clock: Trim down code duplicationMarek Vasut1-58/+38
2014-10-06arm: socfpga: clock: Add code to read clock configurationPavel Machek1-1/+225
2014-10-06arm: socfpga: clock: Drop nonsense inlining from clock manager codeMarek Vasut1-6/+6
2014-10-06arm: socfpga: sysmgr: Clean up system managerMarek Vasut1-8/+10
2014-10-06arm: socfpga: Add watchdog disable for socfpgaPavel Machek2-0/+26
2014-08-30arm: Add missing .vectors section to linker scriptsBenoît Thébaudeau1-0/+1
2014-08-30socfpga: initialize designware ethernetPavel Machek1-0/+17
2014-08-29socfpga: Fix SOCFPGA build error for Altera dev kitChin Liang See3-1/+5
2014-08-29socfpga: fix clock manager register definitionPavel Machek1-56/+56
2014-07-05socfpga: Relocate arch common functions away from boardChin Liang See1-0/+24
2014-07-05socfpga: Adding Scan Manager driverChin Liang See3-1/+214
2014-05-15arm: move exception handling out of start.S filesAlbert ARIBAUD1-14/+1
2014-04-07socfpga: Adding Clock Manager driverChin Liang See3-1/+451
2014-02-26arm: make _end compiler-generatedAlbert ARIBAUD1-1/+5
generated by cgit v1.1 at 2024-11-02 21:43:26 +0000