aboutsummaryrefslogtreecommitdiff
path: root/arch
diff options
context:
space:
mode:
authorMoritz Fischer <moritz.fischer@ettus.com>2015-07-30 18:13:55 -0700
committerMichal Simek <michal.simek@xilinx.com>2016-04-13 18:29:01 +0200
commit4c987271b388cb14a57a1bbc7068b18eebf7967a (patch)
tree035e96f1c4caa6e1972f91030a9896582955e14c /arch
parent58fab4cd9ceb9556eaa7c18a2390b321c35d05aa (diff)
downloadu-boot-4c987271b388cb14a57a1bbc7068b18eebf7967a.zip
u-boot-4c987271b388cb14a57a1bbc7068b18eebf7967a.tar.gz
u-boot-4c987271b388cb14a57a1bbc7068b18eebf7967a.tar.bz2
ARM: dts: zynq: Add devicetree entry for Xilinx Zynq reset controller.
Signed-off-by: Moritz Fischer <moritz.fischer@ettus.com> Signed-off-by: Olof Johansson <olof@lixom.net> Signed-off-by: Michal Simek <michal.simek@xilinx.com>
Diffstat (limited to 'arch')
-rw-r--r--arch/arm/dts/zynq-7000.dtsi7
1 files changed, 7 insertions, 0 deletions
diff --git a/arch/arm/dts/zynq-7000.dtsi b/arch/arm/dts/zynq-7000.dtsi
index a352bc8..55eae61 100644
--- a/arch/arm/dts/zynq-7000.dtsi
+++ b/arch/arm/dts/zynq-7000.dtsi
@@ -272,6 +272,13 @@
reg = <0x100 0x100>;
};
+ rstc: rstc@200 {
+ compatible = "xlnx,zynq-reset";
+ reg = <0x200 0x48>;
+ #reset-cells = <1>;
+ syscon = <&slcr>;
+ };
+
pinctrl0: pinctrl@700 {
compatible = "xlnx,pinctrl-zynq";
reg = <0x700 0x200>;