diff options
| author | Bin Meng <bmeng.cn@gmail.com> | 2018-05-24 03:05:59 -0700 |
|---|---|---|
| committer | Bin Meng <bmeng.cn@gmail.com> | 2018-06-13 09:50:57 +0800 |
| commit | 341dda352dce7eeaae27db6695d05e3cc1a91dc7 (patch) | |
| tree | 562c35b6486e6e9917b940eb1225f2cb30a175ed /arch/x86 | |
| parent | 919c1c1204225fa9b2e52690b915af18c0b0f4a7 (diff) | |
| download | u-boot-341dda352dce7eeaae27db6695d05e3cc1a91dc7.zip u-boot-341dda352dce7eeaae27db6695d05e3cc1a91dc7.tar.gz u-boot-341dda352dce7eeaae27db6695d05e3cc1a91dc7.tar.bz2 | |
x86: baytrail: Correct the comment of IACORE_VIDS bit ranges
The guaranteed vid bit ranges in IACORE_VIDS MSR is actually
[22:16]. This corrects the comment for it.
Signed-off-by: Bin Meng <bmeng.cn@gmail.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
Diffstat (limited to 'arch/x86')
| -rw-r--r-- | arch/x86/cpu/baytrail/cpu.c | 2 |
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/x86/cpu/baytrail/cpu.c b/arch/x86/cpu/baytrail/cpu.c index 29baf08..56e9813 100644 --- a/arch/x86/cpu/baytrail/cpu.c +++ b/arch/x86/cpu/baytrail/cpu.c @@ -80,7 +80,7 @@ static void set_max_freq(void) perf_ctl.lo = (msr.lo & 0x3f0000) >> 8; /* - * Set guaranteed vid [21:16] from IACORE_VIDS to bits [7:0] of + * Set guaranteed vid [22:16] from IACORE_VIDS to bits [7:0] of * the PERF_CTL */ msr = msr_read(MSR_IACORE_VIDS); |