aboutsummaryrefslogtreecommitdiff
path: root/arch/mips/dts
diff options
context:
space:
mode:
authorStefan Roese <sr@denx.de>2020-07-30 13:56:19 +0200
committerDaniel Schwierzeck <daniel.schwierzeck@gmail.com>2020-08-03 21:14:48 +0200
commit10324919044d19d813bdd62ba9f63e2c3bde2e00 (patch)
treedfc122c3f846033a9518ae96502bde6a33f520a2 /arch/mips/dts
parent7853cc05984c60e616163c9b17c14d9a50300abe (diff)
downloadu-boot-10324919044d19d813bdd62ba9f63e2c3bde2e00.zip
u-boot-10324919044d19d813bdd62ba9f63e2c3bde2e00.tar.gz
u-boot-10324919044d19d813bdd62ba9f63e2c3bde2e00.tar.bz2
mips: octeon: mrvl,cn73xx.dtsi: Add SPI DT node
Add the Octeon SPI DT node to the dtsi file. Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'arch/mips/dts')
-rw-r--r--arch/mips/dts/mrvl,cn73xx.dtsi10
1 files changed, 10 insertions, 0 deletions
diff --git a/arch/mips/dts/mrvl,cn73xx.dtsi b/arch/mips/dts/mrvl,cn73xx.dtsi
index 7c0a8d7..f5ad4a6 100644
--- a/arch/mips/dts/mrvl,cn73xx.dtsi
+++ b/arch/mips/dts/mrvl,cn73xx.dtsi
@@ -116,5 +116,15 @@
clock-frequency = <100000>;
clocks = <&clk OCTEON_CLK_IO>;
};
+
+ spi: spi@1070000001000 {
+ compatible = "cavium,octeon-3010-spi";
+ reg = <0x10700 0x00001000 0x0 0x100>;
+ interrupts = <0x05001 1>;
+ #address-cells = <1>;
+ #size-cells = <0>;
+ spi-max-frequency = <25000000>;
+ clocks = <&clk OCTEON_CLK_IO>;
+ };
};
};