diff options
author | Patrick Delaunay <patrick.delaunay@st.com> | 2020-02-12 19:37:38 +0100 |
---|---|---|
committer | Patrick Delaunay <patrick.delaunay@st.com> | 2020-03-24 14:05:35 +0100 |
commit | 7ae22d72781de76b3c23b018a3fccc172e9875de (patch) | |
tree | 44288593d3a084fa1b2a13288f38a6d663a5b6e9 /arch/arm/mach-stm32mp/include/mach/stm32mp1_smc.h | |
parent | df2d1b8fc472bd0c7ec20d86337d437241d9b013 (diff) | |
download | u-boot-7ae22d72781de76b3c23b018a3fccc172e9875de.zip u-boot-7ae22d72781de76b3c23b018a3fccc172e9875de.tar.gz u-boot-7ae22d72781de76b3c23b018a3fccc172e9875de.tar.bz2 |
arm: stm32mp: bsec: add permanent lock support in bsec driver
Add BSEC lock access (read / write) at 0xC0000000 offset of misc driver.
The write access only available for Trusted boot mode, based on new
SMC STM32_SMC_WRLOCK_OTP.
With the fuse command, the permanent lock status is accessed with
0x10000000 offset (0xC0000000 - 0x8000000 for OTP sense/program
divided by u32 size), for example:
Read lock status of fuse 57 (0x39)
STM32MP> fuse sense 0 0x10000039 1
Sensing bank 0:
Word 0x10000039: 00000000
Set permanent lock of fuse 57 (0x39)
STM32MP> fuse prog 0 0x10000039 1
Sensing bank 0:
Word 0x10000039: 00000000
WARNING: the OTP lock is updated only after reboot
WARING: Programming lock or fuses is an irreversible operation!
This may brick your system.
Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
Acked-by: Patrice Chotard <patrice.chotard@st.com>
Diffstat (limited to 'arch/arm/mach-stm32mp/include/mach/stm32mp1_smc.h')
-rw-r--r-- | arch/arm/mach-stm32mp/include/mach/stm32mp1_smc.h | 1 |
1 files changed, 1 insertions, 0 deletions
diff --git a/arch/arm/mach-stm32mp/include/mach/stm32mp1_smc.h b/arch/arm/mach-stm32mp/include/mach/stm32mp1_smc.h index 8130546..7b9167c 100644 --- a/arch/arm/mach-stm32mp/include/mach/stm32mp1_smc.h +++ b/arch/arm/mach-stm32mp/include/mach/stm32mp1_smc.h @@ -27,6 +27,7 @@ #define STM32_SMC_READ_OTP 0x04 #define STM32_SMC_READ_ALL 0x05 #define STM32_SMC_WRITE_ALL 0x06 +#define STM32_SMC_WRLOCK_OTP 0x07 /* SMC error codes */ #define STM32_SMC_OK 0x0 |