diff options
| author | Tien Fong Chee <tien.fong.chee@intel.com> | 2021-11-07 23:08:55 +0800 |
|---|---|---|
| committer | Tien Fong Chee <tien.fong.chee@intel.com> | 2021-12-17 12:58:01 +0800 |
| commit | 3b4ee40f20eb7bb687a4429546fd3cd3073b90d2 (patch) | |
| tree | ba1acfd4b1d68c78a89b864bc598f113eebdc8a6 /arch/arm/mach-socfpga/include/mach/reset_manager_arria10.h | |
| parent | 2f27754eb7f5321b9e4ff80870f03e35357a02a5 (diff) | |
| download | u-boot-3b4ee40f20eb7bb687a4429546fd3cd3073b90d2.zip u-boot-3b4ee40f20eb7bb687a4429546fd3cd3073b90d2.tar.gz u-boot-3b4ee40f20eb7bb687a4429546fd3cd3073b90d2.tar.bz2 | |
arm: socfpga: arria10: Reset MPFE NoC after program periph / combined RBF
This patch triggers warm reset to recover the MPFE NoC from corruption
due to high frequency transient clock output from HPS EMIF IOPLL at
VCO startup after peripheral RBF is programmed.
Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
Signed-off-by: Sin Hui Kho <sin.hui.kho@intel.com>
Reviewed-by: Tien Fong Chee <tien.fong.chee@intel.com>
Diffstat (limited to 'arch/arm/mach-socfpga/include/mach/reset_manager_arria10.h')
| -rw-r--r-- | arch/arm/mach-socfpga/include/mach/reset_manager_arria10.h | 6 |
1 files changed, 5 insertions, 1 deletions
diff --git a/arch/arm/mach-socfpga/include/mach/reset_manager_arria10.h b/arch/arm/mach-socfpga/include/mach/reset_manager_arria10.h index 19507c2..26faa62 100644 --- a/arch/arm/mach-socfpga/include/mach/reset_manager_arria10.h +++ b/arch/arm/mach-socfpga/include/mach/reset_manager_arria10.h @@ -1,6 +1,6 @@ /* SPDX-License-Identifier: GPL-2.0 */ /* - * Copyright (C) 2016-2017 Intel Corporation + * Copyright (C) 2016-2021 Intel Corporation */ #ifndef _RESET_MANAGER_ARRIA10_H_ @@ -22,6 +22,7 @@ int socfpga_bridges_reset(void); #define RSTMGR_A10_PER1MODRST 0x28 #define RSTMGR_A10_BRGMODRST 0x2c #define RSTMGR_A10_SYSMODRST 0x30 +#define RSTMGR_A10_SYSWARMMASK 0x50 #define RSTMGR_CTRL RSTMGR_A10_CTRL @@ -115,4 +116,7 @@ int socfpga_bridges_reset(void); #define ALT_RSTMGR_HDSKEN_FPGAHSEN_SET_MSK BIT(2) #define ALT_RSTMGR_HDSKEN_ETRSTALLEN_SET_MSK BIT(3) +#define ALT_RSTMGR_FPGAMGRWARMMASK_S2F_SET_MSK BIT(3) +#define ALT_RSTMGR_SYSWARMMASK_S2F_SET_MSK BIT(4) + #endif /* _RESET_MANAGER_ARRIA10_H_ */ |