aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/include/asm/cache.h
diff options
context:
space:
mode:
authorPatrick Delaunay <patrick.delaunay@foss.st.com>2021-02-05 13:53:38 +0100
committerTom Rini <trini@konsulko.com>2021-03-02 15:53:37 -0500
commit8ca0f51c5978920f3522df80f235219d2aa182b4 (patch)
tree09d1878564dd2a51cad4fa619314a8d999ad52e4 /arch/arm/include/asm/cache.h
parentcd3eadc2bb5b8c018ba96ced152fdfc252648f25 (diff)
downloadu-boot-8ca0f51c5978920f3522df80f235219d2aa182b4.zip
u-boot-8ca0f51c5978920f3522df80f235219d2aa182b4.tar.gz
u-boot-8ca0f51c5978920f3522df80f235219d2aa182b4.tar.bz2
arm: cp15: remove weak function arm_init_domains
Remove the unused weak function arm_init_domains used to change the DACR value. Signed-off-by: Patrick Delaunay <patrick.delaunay@foss.st.com>
Diffstat (limited to 'arch/arm/include/asm/cache.h')
-rw-r--r--arch/arm/include/asm/cache.h1
1 files changed, 0 insertions, 1 deletions
diff --git a/arch/arm/include/asm/cache.h b/arch/arm/include/asm/cache.h
index c20e05e..b10edf8 100644
--- a/arch/arm/include/asm/cache.h
+++ b/arch/arm/include/asm/cache.h
@@ -35,7 +35,6 @@ void l2_cache_disable(void);
void set_section_dcache(int section, enum dcache_option option);
void arm_init_before_mmu(void);
-void arm_init_domains(void);
void cpu_cache_initialization(void);
void dram_bank_mmu_setup(int bank);