aboutsummaryrefslogtreecommitdiff
path: root/arch/arm/dts/armada-xp-98dx3336.dtsi
diff options
context:
space:
mode:
authorChris Packham <chris.packham@alliedtelesis.co.nz>2019-04-11 22:22:53 +1200
committerStefan Roese <sr@denx.de>2019-04-12 07:04:18 +0200
commit4db944ab44a7bc8b495eece6afb124c632b02ef5 (patch)
tree96fc08bb713f84a99c0d3cb7e00b2363e43ba29d /arch/arm/dts/armada-xp-98dx3336.dtsi
parent689f9cf6aa9edff89c4d4d3b843f500fc5582300 (diff)
downloadu-boot-4db944ab44a7bc8b495eece6afb124c632b02ef5.zip
u-boot-4db944ab44a7bc8b495eece6afb124c632b02ef5.tar.gz
u-boot-4db944ab44a7bc8b495eece6afb124c632b02ef5.tar.bz2
arm: mvebu: Add DB-XC3-24G4XG board
The DB-XC3-24G4XG is a switch development board from Marvell. It can either use and external CPU card such as the db-88f6820-amc or the internal CPU that is integrated into the switch. Add support for running U-Boot on the internal CPU and enable the USB, SPI and NAND peripherals. For now this needs the bin_hdr from the Marvell U-Boot for this board. Signed-off-by: Chris Packham <judge.packham@gmail.com> Reviewed-by: Stefan Roese <sr@denx.de> Signed-off-by: Stefan Roese <sr@denx.de>
Diffstat (limited to 'arch/arm/dts/armada-xp-98dx3336.dtsi')
-rw-r--r--arch/arm/dts/armada-xp-98dx3336.dtsi39
1 files changed, 39 insertions, 0 deletions
diff --git a/arch/arm/dts/armada-xp-98dx3336.dtsi b/arch/arm/dts/armada-xp-98dx3336.dtsi
new file mode 100644
index 0000000..1d9d8a8
--- /dev/null
+++ b/arch/arm/dts/armada-xp-98dx3336.dtsi
@@ -0,0 +1,39 @@
+// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
+/*
+ * Device Tree Include file for Marvell 98dx3336 family SoC
+ *
+ * Copyright (C) 2016 Allied Telesis Labs
+ *
+ * Contains definitions specific to the 98dx3236 SoC that are not
+ * common to all Armada XP SoCs.
+ */
+
+#include "armada-xp-98dx3236.dtsi"
+
+/ {
+ model = "Marvell 98DX3336 SoC";
+ compatible = "marvell,armadaxp-98dx3336", "marvell,armadaxp-98dx3236", "marvell,armada-370-xp";
+
+ cpus {
+ cpu@1 {
+ device_type = "cpu";
+ compatible = "marvell,sheeva-v7";
+ reg = <1>;
+ clocks = <&cpuclk 1>;
+ clock-latency = <1000000>;
+ };
+ };
+
+ soc {
+ internal-regs {
+ resume@20980 {
+ compatible = "marvell,98dx3336-resume-ctrl";
+ reg = <0x20980 0x10>;
+ };
+ };
+ };
+};
+
+&pp0 {
+ compatible = "marvell,prestera-98dx3336", "marvell,prestera";
+};