aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorHeiko Schocher <hs@denx.de>2023-01-24 18:06:55 +0100
committerTom Rini <trini@konsulko.com>2023-02-06 13:04:53 -0500
commitaeb9db908026faf14d6ed96ef7fe0d99493dc90e (patch)
treee362a9c1e50e1b4d52894008cefbaea67c8aa06c
parent316d3d06059810cc64e4e438cfe3f2b001fc31e1 (diff)
downloadu-boot-aeb9db908026faf14d6ed96ef7fe0d99493dc90e.zip
u-boot-aeb9db908026faf14d6ed96ef7fe0d99493dc90e.tar.gz
u-boot-aeb9db908026faf14d6ed96ef7fe0d99493dc90e.tar.bz2
powerpc/mpc85xx: socrates: drop second flash bank
drop second flash bank, as not used anymore. Signed-off-by: Heiko Schocher <hs@denx.de>
-rw-r--r--configs/socrates_defconfig4
-rw-r--r--include/configs/socrates.h5
2 files changed, 2 insertions, 7 deletions
diff --git a/configs/socrates_defconfig b/configs/socrates_defconfig
index 17c12ae..770f37a 100644
--- a/configs/socrates_defconfig
+++ b/configs/socrates_defconfig
@@ -68,9 +68,6 @@ CONFIG_CHIP_SELECTS_PER_CTRL=2
CONFIG_SYS_BR0_PRELIM_BOOL=y
CONFIG_SYS_BR0_PRELIM=0xFE001001
CONFIG_SYS_OR0_PRELIM=0xFE000030
-CONFIG_SYS_BR1_PRELIM_BOOL=y
-CONFIG_SYS_BR1_PRELIM=0xFC001001
-CONFIG_SYS_OR1_PRELIM=0xFE000030
CONFIG_SYS_BR2_PRELIM_BOOL=y
CONFIG_SYS_BR2_PRELIM=0xC80018A1
CONFIG_SYS_OR2_PRELIM=0xFC000000
@@ -89,7 +86,6 @@ CONFIG_FLASH_CFI_MTD=y
CONFIG_SYS_FLASH_CFI=y
CONFIG_SYS_FLASH_QUIET_TEST=y
CONFIG_SYS_MAX_FLASH_SECT=256
-CONFIG_SYS_MAX_FLASH_BANKS=2
CONFIG_MTD_RAW_NAND=y
CONFIG_PHY_LXT=y
CONFIG_PHY_MARVELL=y
diff --git a/include/configs/socrates.h b/include/configs/socrates.h
index ed10031..e2afba9 100644
--- a/include/configs/socrates.h
+++ b/include/configs/socrates.h
@@ -66,10 +66,9 @@
* Flash on the LocalBus
*/
#define CFG_SYS_FLASH0 0xFE000000
-#define CFG_SYS_FLASH1 0xFC000000
-#define CFG_SYS_FLASH_BANKS_LIST { CFG_SYS_FLASH1, CFG_SYS_FLASH0 }
+#define CFG_SYS_FLASH_BANKS_LIST { CFG_SYS_FLASH0 }
-#define CFG_SYS_LBC_FLASH_BASE CFG_SYS_FLASH1 /* Localbus flash start */
+#define CFG_SYS_LBC_FLASH_BASE CFG_SYS_FLASH0 /* Localbus flash start */
#define CFG_SYS_FLASH_BASE CFG_SYS_LBC_FLASH_BASE /* start of FLASH */
#define CFG_SYS_LBC_LCRR 0x00030004 /* LB clock ratio reg */