aboutsummaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorMasahiro Yamada <yamada.masahiro@socionext.com>2016-08-10 16:08:46 +0900
committerMasahiro Yamada <yamada.masahiro@socionext.com>2016-08-11 17:49:44 +0900
commit8fca073271706f3d856c6554c2b5400ac9c83c10 (patch)
tree06c882eb921d1931b3fea21dbd0ec81fd3452f86
parent7382d1782648e6e8e5be878e9b9a3cbfd1912001 (diff)
downloadu-boot-8fca073271706f3d856c6554c2b5400ac9c83c10.zip
u-boot-8fca073271706f3d856c6554c2b5400ac9c83c10.tar.gz
u-boot-8fca073271706f3d856c6554c2b5400ac9c83c10.tar.bz2
ARM: uniphier: fix CONFIG_SYS_CACHELINE_SIZE when outer cache is on
The UniPhier outer cache (L2 cache on ARMv7 SoCs) has 128 byte line length and its tags are also managed per 128 byte line. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
-rw-r--r--include/configs/uniphier.h4
1 files changed, 4 insertions, 0 deletions
diff --git a/include/configs/uniphier.h b/include/configs/uniphier.h
index 2606e53..9ee125f 100644
--- a/include/configs/uniphier.h
+++ b/include/configs/uniphier.h
@@ -25,7 +25,11 @@
/* #define CONFIG_SYS_ICACHE_OFF */
/* #define CONFIG_SYS_DCACHE_OFF */
+#ifdef CONFIG_CACHE_UNIPHIER
+#define CONFIG_SYS_CACHELINE_SIZE 128
+#else
#define CONFIG_SYS_CACHELINE_SIZE 32
+#endif
#define CONFIG_DISPLAY_CPUINFO
#define CONFIG_DISPLAY_BOARDINFO