1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
|
// Basic x86 asm functions.
#ifndef __X86_H
#define __X86_H
// CPU flag bitdefs
#define F_CF (1<<0)
#define F_ZF (1<<6)
#define F_IF (1<<9)
#define F_ID (1<<21)
// CR0 flags
#define CR0_PG (1<<31) // Paging
#define CR0_CD (1<<30) // Cache disable
#define CR0_NW (1<<29) // Not Write-through
#define CR0_PE (1<<0) // Protection enable
#ifndef __ASSEMBLY__
#include "types.h" // u32
static inline void irq_disable(void)
{
asm volatile("cli": : :"memory");
}
static inline void irq_enable(void)
{
asm volatile("sti": : :"memory");
}
static inline u32 save_flags(void)
{
u32 flags;
asm volatile("pushfl ; popl %0" : "=rm" (flags));
return flags;
}
static inline void restore_flags(u32 flags)
{
asm volatile("pushl %0 ; popfl" : : "g" (flags) : "memory", "cc");
}
static inline void cpu_relax(void)
{
asm volatile("rep ; nop": : :"memory");
}
static inline void nop(void)
{
asm volatile("nop");
}
static inline void hlt(void)
{
asm volatile("hlt": : :"memory");
}
static inline void wbinvd(void)
{
asm volatile("wbinvd": : :"memory");
}
#define CPUID_TSC (1 << 4)
#define CPUID_MSR (1 << 5)
#define CPUID_APIC (1 << 9)
#define CPUID_MTRR (1 << 12)
static inline void __cpuid(u32 index, u32 *eax, u32 *ebx, u32 *ecx, u32 *edx)
{
asm("cpuid"
: "=a" (*eax), "=b" (*ebx), "=c" (*ecx), "=d" (*edx)
: "0" (index));
}
static inline u32 getcr0(void) {
u32 cr0;
asm("movl %%cr0, %0" : "=r"(cr0));
return cr0;
}
static inline void setcr0(u32 cr0) {
asm("movl %0, %%cr0" : : "r"(cr0));
}
static inline u64 rdmsr(u32 index)
{
u64 ret;
asm ("rdmsr" : "=A"(ret) : "c"(index));
return ret;
}
static inline void wrmsr(u32 index, u64 val)
{
asm volatile ("wrmsr" : : "c"(index), "A"(val));
}
static inline u64 rdtscll(void)
{
u64 val;
asm volatile("rdtsc" : "=A" (val));
return val;
}
static inline u32 __ffs(u32 word)
{
asm("bsf %1,%0"
: "=r" (word)
: "rm" (word));
return word;
}
static inline u32 __fls(u32 word)
{
asm("bsr %1,%0"
: "=r" (word)
: "rm" (word));
return word;
}
static inline u32 getesp(void) {
u32 esp;
asm("movl %%esp, %0" : "=rm"(esp));
return esp;
}
static inline void writel(void *addr, u32 val) {
*(volatile u32 *)addr = val;
}
static inline void writew(void *addr, u16 val) {
*(volatile u16 *)addr = val;
}
static inline void writeb(void *addr, u8 val) {
*(volatile u8 *)addr = val;
}
static inline u32 readl(const void *addr) {
return *(volatile const u32 *)addr;
}
static inline u16 readw(const void *addr) {
return *(volatile const u16 *)addr;
}
static inline u8 readb(const void *addr) {
return *(volatile const u8 *)addr;
}
// GDT bits
#define GDT_CODE (0x9bULL << 40) // Code segment - P,R,A bits also set
#define GDT_DATA (0x93ULL << 40) // Data segment - W,A bits also set
#define GDT_B (0x1ULL << 54) // Big flag
#define GDT_G (0x1ULL << 55) // Granularity flag
// GDT bits for segment base
#define GDT_BASE(v) ((((u64)(v) & 0xff000000) << 32) \
| (((u64)(v) & 0x00ffffff) << 16))
// GDT bits for segment limit (0-1Meg)
#define GDT_LIMIT(v) ((((u64)(v) & 0x000f0000) << 32) \
| (((u64)(v) & 0x0000ffff) << 0))
// GDT bits for segment limit (0-4Gig in 4K chunks)
#define GDT_GRANLIMIT(v) (GDT_G | GDT_LIMIT((v) >> 12))
struct descloc_s {
u16 length;
u32 addr;
} PACKED;
// x86.c
void cpuid(u32 index, u32 *eax, u32 *ebx, u32 *ecx, u32 *edx);
#endif // !__ASSEMBLY__
#endif // x86.h
|
