blob: 284ebdef7207d58849449ae966c7dbb5c9593986 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
|
/******************************************************************************
* Copyright (c) 2004, 2008 IBM Corporation
* All rights reserved.
* This program and the accompanying materials
* are made available under the terms of the BSD License
* which accompanies this distribution, and is available at
* http://www.opensource.org/licenses/bsd-license.php
*
* Contributors:
* IBM Corporation - initial implementation
*****************************************************************************/
#ifndef __CACHE_H
#define __CACHE_H
#include <cpu.h>
#include <stdint.h>
#define cache_inhibited_access(type,name) \
static inline type ci_read_##name(type * addr) \
{ \
type val; \
set_ci(); \
val = *addr; \
clr_ci(); \
return val; \
} \
static inline void ci_write_##name(type * addr, type data) \
{ \
set_ci(); \
*addr = data; \
clr_ci(); \
}
cache_inhibited_access(uint8_t, 8)
cache_inhibited_access(uint16_t, 16)
cache_inhibited_access(uint32_t, 32)
cache_inhibited_access(uint64_t, 64)
#endif
|
