diff options
author | Richard Henderson <richard.henderson@linaro.org> | 2020-02-07 14:04:25 +0000 |
---|---|---|
committer | Peter Maydell <peter.maydell@linaro.org> | 2020-02-07 14:04:25 +0000 |
commit | 97475a89375d62a7722e04ced9fbdf0b992f4b83 (patch) | |
tree | f3c04c1e97f3537d62e0a6d6b8da3b912021fa19 | |
parent | 4351cb72fb65926136ab618c9e40c1f5a8813251 (diff) | |
download | qemu-97475a89375d62a7722e04ced9fbdf0b992f4b83.zip qemu-97475a89375d62a7722e04ced9fbdf0b992f4b83.tar.gz qemu-97475a89375d62a7722e04ced9fbdf0b992f4b83.tar.bz2 |
target/arm: Update ctr_el0_access for EL2
Update to include checks against HCR_EL2.TID2.
Tested-by: Alex Bennée <alex.bennee@linaro.org>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Signed-off-by: Richard Henderson <richard.henderson@linaro.org>
Message-id: 20200206105448.4726-25-richard.henderson@linaro.org
Signed-off-by: Peter Maydell <peter.maydell@linaro.org>
-rw-r--r-- | target/arm/helper.c | 26 |
1 files changed, 21 insertions, 5 deletions
diff --git a/target/arm/helper.c b/target/arm/helper.c index e41bece..72b336e 100644 --- a/target/arm/helper.c +++ b/target/arm/helper.c @@ -5264,11 +5264,27 @@ static const ARMCPRegInfo el3_cp_reginfo[] = { static CPAccessResult ctr_el0_access(CPUARMState *env, const ARMCPRegInfo *ri, bool isread) { - /* Only accessible in EL0 if SCTLR.UCT is set (and only in AArch64, - * but the AArch32 CTR has its own reginfo struct) - */ - if (arm_current_el(env) == 0 && !(env->cp15.sctlr_el[1] & SCTLR_UCT)) { - return CP_ACCESS_TRAP; + int cur_el = arm_current_el(env); + + if (cur_el < 2) { + uint64_t hcr = arm_hcr_el2_eff(env); + + if (cur_el == 0) { + if ((hcr & (HCR_E2H | HCR_TGE)) == (HCR_E2H | HCR_TGE)) { + if (!(env->cp15.sctlr_el[2] & SCTLR_UCT)) { + return CP_ACCESS_TRAP_EL2; + } + } else { + if (!(env->cp15.sctlr_el[1] & SCTLR_UCT)) { + return CP_ACCESS_TRAP; + } + if (hcr & HCR_TID2) { + return CP_ACCESS_TRAP_EL2; + } + } + } else if (hcr & HCR_TID2) { + return CP_ACCESS_TRAP_EL2; + } } if (arm_current_el(env) < 2 && arm_hcr_el2_eff(env) & HCR_TID2) { |