1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
|
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -passes=constraint-elimination -S %s | FileCheck %s
target datalayout = "e-m:o-p270:32:32-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"
declare void @use(i16)
declare void @llvm.assume(i1)
define void @test_monotonic_ptr_iv_inc_1_eq_to_uge(i8 %len.n, i16 %a) {
; CHECK-LABEL: @test_monotonic_ptr_iv_inc_1_eq_to_uge(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[LEN:%.*]] = zext i8 [[LEN_N:%.*]] to i16
; CHECK-NEXT: [[LEN_NEG:%.*]] = icmp uge i16 [[LEN]], [[A:%.*]]
; CHECK-NEXT: br i1 [[LEN_NEG]], label [[EXIT:%.*]], label [[LOOP_PH:%.*]]
; CHECK: loop.ph:
; CHECK-NEXT: br label [[LOOP_HEADER:%.*]]
; CHECK: loop.header:
; CHECK-NEXT: [[IV:%.*]] = phi i16 [ 0, [[LOOP_PH]] ], [ [[IV_NEXT:%.*]], [[LOOP_LATCH:%.*]] ]
; CHECK-NEXT: [[C:%.*]] = icmp eq i16 [[IV]], [[LEN]]
; CHECK-NEXT: br i1 [[C]], label [[EXIT]], label [[FOR_BODY:%.*]]
; CHECK: for.body:
; CHECK-NEXT: [[AND:%.*]] = and i1 true, true
; CHECK-NEXT: br i1 [[AND]], label [[LOOP_LATCH]], label [[EXIT]]
; CHECK: loop.latch:
; CHECK-NEXT: call void @use(i16 [[IV]])
; CHECK-NEXT: [[IV_NEXT]] = add nuw nsw i16 [[IV]], 1
; CHECK-NEXT: br label [[LOOP_HEADER]]
; CHECK: exit:
; CHECK-NEXT: ret void
;
entry:
%len = zext i8 %len.n to i16
%len.neg = icmp uge i16 %len, %a
br i1 %len.neg, label %exit, label %loop.ph
loop.ph:
br label %loop.header
loop.header:
%iv = phi i16 [ 0, %loop.ph ], [ %iv.next, %loop.latch ]
%c = icmp eq i16 %iv, %len
br i1 %c, label %exit, label %for.body
for.body:
%t.1 = icmp uge i16 %iv, 0
%t.2 = icmp ult i16 %iv, %a
%and = and i1 %t.1, %t.2
br i1 %and, label %loop.latch, label %exit
loop.latch:
call void @use(i16 %iv)
%iv.next = add nuw nsw i16 %iv, 1
br label %loop.header
exit:
ret void
}
define void @test_remove_check_with_incrementing_integer_induction(i8 %len.n, i16 %a) {
; CHECK-LABEL: @test_remove_check_with_incrementing_integer_induction(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[LEN:%.*]] = zext i8 [[LEN_N:%.*]] to i16
; CHECK-NEXT: [[LEN_NEG_NOT:%.*]] = icmp ult i16 [[LEN]], [[A:%.*]]
; CHECK-NEXT: br i1 [[LEN_NEG_NOT]], label [[LOOP_HEADER:%.*]], label [[EXIT:%.*]]
; CHECK: loop.header:
; CHECK-NEXT: [[IV:%.*]] = phi i16 [ [[IV_NEXT:%.*]], [[LOOP_LATCH:%.*]] ], [ 0, [[ENTRY:%.*]] ]
; CHECK-NEXT: [[C:%.*]] = icmp ne i16 [[IV]], [[LEN]]
; CHECK-NEXT: [[T_2:%.*]] = icmp ult i16 [[IV]], [[A]]
; CHECK-NEXT: [[OR_COND:%.*]] = and i1 [[C]], [[T_2]]
; CHECK-NEXT: br i1 [[OR_COND]], label [[LOOP_LATCH]], label [[EXIT]]
; CHECK: loop.latch:
; CHECK-NEXT: call void @use(i16 [[IV]])
; CHECK-NEXT: [[IV_NEXT]] = add nuw nsw i16 [[IV]], 1
; CHECK-NEXT: br label [[LOOP_HEADER]]
; CHECK: exit:
; CHECK-NEXT: ret void
;
entry:
%len = zext i8 %len.n to i16
%len.neg.not = icmp ult i16 %len, %a
br i1 %len.neg.not, label %loop.header, label %exit
loop.header: ; preds = %entry, %loop.latch
%iv = phi i16 [ %iv.next, %loop.latch ], [ 0, %entry ]
%c = icmp ne i16 %iv, %len
%t.2 = icmp ult i16 %iv, %a
%or.cond = and i1 %c, %t.2
br i1 %or.cond, label %loop.latch, label %exit
loop.latch: ; preds = %loop.header
call void @use(i16 %iv)
%iv.next = add nuw nsw i16 %iv, 1
br label %loop.header
exit: ; preds = %loop.header, %entry
ret void
}
define void @test_monotonic_ptr_iv_inc_2_eq_to_uge(i8 %len.n, i16 %a) {
; CHECK-LABEL: @test_monotonic_ptr_iv_inc_2_eq_to_uge(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[LEN:%.*]] = zext i8 [[LEN_N:%.*]] to i16
; CHECK-NEXT: [[LEN_LT:%.*]] = icmp ult i16 [[LEN]], [[A:%.*]]
; CHECK-NEXT: br i1 [[LEN_LT]], label [[LOOP_PH:%.*]], label [[EXIT:%.*]]
; CHECK: loop.ph:
; CHECK-NEXT: br label [[LOOP_HEADER:%.*]]
; CHECK: loop.header:
; CHECK-NEXT: [[IV:%.*]] = phi i16 [ 0, [[LOOP_PH]] ], [ [[IV_NEXT:%.*]], [[LOOP_LATCH:%.*]] ]
; CHECK-NEXT: [[C:%.*]] = icmp eq i16 [[IV]], [[LEN]]
; CHECK-NEXT: br i1 [[C]], label [[EXIT]], label [[FOR_BODY:%.*]]
; CHECK: for.body:
; CHECK-NEXT: [[T_2:%.*]] = icmp ult i16 [[IV]], [[A]]
; CHECK-NEXT: [[AND:%.*]] = and i1 true, [[T_2]]
; CHECK-NEXT: br i1 [[AND]], label [[LOOP_LATCH]], label [[EXIT]]
; CHECK: loop.latch:
; CHECK-NEXT: call void @use(i16 [[IV]])
; CHECK-NEXT: [[IV_NEXT]] = add nuw i16 [[IV]], 2
; CHECK-NEXT: br label [[LOOP_HEADER]]
; CHECK: exit:
; CHECK-NEXT: ret void
;
entry:
%len = zext i8 %len.n to i16
%len.lt = icmp ult i16 %len, %a
br i1 %len.lt, label %loop.ph, label %exit
loop.ph:
br label %loop.header
loop.header:
%iv = phi i16 [ 0, %loop.ph ], [ %iv.next, %loop.latch ]
%c = icmp eq i16 %iv, %len
br i1 %c, label %exit, label %for.body
for.body:
%t.1 = icmp uge i16 %iv, 0
%t.2 = icmp ult i16 %iv, %a
%and = and i1 %t.1, %t.2
br i1 %and, label %loop.latch, label %exit
loop.latch:
call void @use(i16 %iv)
%iv.next = add nuw i16 %iv, 2
br label %loop.header
exit:
ret void
}
define void @test_monotonic_ptr_iv_inc_2_eq_to_uge_variable_start(i16 %start, i8 %len.n, i16 %a) {
; CHECK-LABEL: @test_monotonic_ptr_iv_inc_2_eq_to_uge_variable_start(
; CHECK-NEXT: entry:
; CHECK-NEXT: [[LEN:%.*]] = zext i8 [[LEN_N:%.*]] to i16
; CHECK-NEXT: [[LEN_LT:%.*]] = icmp ult i16 [[LEN]], [[A:%.*]]
; CHECK-NEXT: [[START_LT:%.*]] = icmp ult i16 [[START:%.*]], [[LEN]]
; CHECK-NEXT: [[AND_0:%.*]] = and i1 [[LEN_LT]], [[START_LT]]
; CHECK-NEXT: br i1 [[AND_0]], label [[LOOP_PH:%.*]], label [[EXIT:%.*]]
; CHECK: loop.ph:
; CHECK-NEXT: br label [[LOOP_HEADER:%.*]]
; CHECK: loop.header:
; CHECK-NEXT: [[IV:%.*]] = phi i16 [ [[START]], [[LOOP_PH]] ], [ [[IV_NEXT:%.*]], [[LOOP_LATCH:%.*]] ]
; CHECK-NEXT: [[C:%.*]] = icmp eq i16 [[IV]], [[LEN]]
; CHECK-NEXT: br i1 [[C]], label [[EXIT]], label [[FOR_BODY:%.*]]
; CHECK: for.body:
; CHECK-NEXT: [[T_2:%.*]] = icmp ult i16 [[IV]], [[A]]
; CHECK-NEXT: [[AND:%.*]] = and i1 true, [[T_2]]
; CHECK-NEXT: br i1 [[AND]], label [[LOOP_LATCH]], label [[EXIT]]
; CHECK: loop.latch:
; CHECK-NEXT: call void @use(i16 [[IV]])
; CHECK-NEXT: [[IV_NEXT]] = add nuw i16 [[IV]], 2
; CHECK-NEXT: br label [[LOOP_HEADER]]
; CHECK: exit:
; CHECK-NEXT: ret void
;
entry:
%len = zext i8 %len.n to i16
%len.lt = icmp ult i16 %len, %a
%start.lt = icmp ult i16 %start, %len
%and.0 = and i1 %len.lt, %start.lt
br i1 %and.0, label %loop.ph, label %exit
loop.ph:
br label %loop.header
loop.header:
%iv = phi i16 [ %start, %loop.ph ], [ %iv.next, %loop.latch ]
%c = icmp eq i16 %iv, %len
br i1 %c, label %exit, label %for.body
for.body:
%t.1 = icmp uge i16 %iv, 0
%t.2 = icmp ult i16 %iv, %a
%and = and i1 %t.1, %t.2
br i1 %and, label %loop.latch, label %exit
loop.latch:
call void @use(i16 %iv)
%iv.next = add nuw i16 %iv, 2
br label %loop.header
exit:
ret void
}
|
