aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/Transforms/CodeGenPrepare/AMDGPU/sink-addrspacecast.ll
blob: 77e79a902f3be44a9d2837e217b91d1ced3ec98f (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
; NOTE: Assertions have been autogenerated by utils/update_test_checks.py UTC_ARGS: --version 3
; RUN: opt -S -passes='require<profile-summary>,function(codegenprepare)' -mtriple=amdgcn--amdhsa < %s | FileCheck %s

define i64 @no_sink_local_to_flat(i1 %pred, ptr addrspace(3) %ptr) {
; CHECK-LABEL: define i64 @no_sink_local_to_flat(
; CHECK-SAME: i1 [[PRED:%.*]], ptr addrspace(3) [[PTR:%.*]]) {
; CHECK-NEXT:    [[PTR_CAST:%.*]] = addrspacecast ptr addrspace(3) [[PTR]] to ptr
; CHECK-NEXT:    br i1 [[PRED]], label [[L1:%.*]], label [[L2:%.*]]
; CHECK:       l1:
; CHECK-NEXT:    [[V1:%.*]] = load i64, ptr addrspace(3) [[PTR]], align 8
; CHECK-NEXT:    ret i64 [[V1]]
; CHECK:       l2:
; CHECK-NEXT:    [[V2:%.*]] = load i64, ptr [[PTR_CAST]], align 8
; CHECK-NEXT:    ret i64 [[V2]]
;
  %ptr_cast = addrspacecast ptr addrspace(3) %ptr to ptr
  br i1 %pred, label %l1, label %l2

l1:
  %v1 = load i64, ptr addrspace(3) %ptr
  ret i64 %v1

l2:
  %v2 = load i64, ptr %ptr_cast
  ret i64 %v2
}

define i64 @no_sink_private_to_flat(i1 %pred, ptr addrspace(5) %ptr) {
; CHECK-LABEL: define i64 @no_sink_private_to_flat(
; CHECK-SAME: i1 [[PRED:%.*]], ptr addrspace(5) [[PTR:%.*]]) {
; CHECK-NEXT:    [[PTR_CAST:%.*]] = addrspacecast ptr addrspace(5) [[PTR]] to ptr
; CHECK-NEXT:    br i1 [[PRED]], label [[L1:%.*]], label [[L2:%.*]]
; CHECK:       l1:
; CHECK-NEXT:    [[V1:%.*]] = load i64, ptr addrspace(5) [[PTR]], align 8
; CHECK-NEXT:    ret i64 [[V1]]
; CHECK:       l2:
; CHECK-NEXT:    [[V2:%.*]] = load i64, ptr [[PTR_CAST]], align 8
; CHECK-NEXT:    ret i64 [[V2]]
;
  %ptr_cast = addrspacecast ptr addrspace(5) %ptr to ptr
  br i1 %pred, label %l1, label %l2

l1:
  %v1 = load i64, ptr addrspace(5) %ptr
  ret i64 %v1

l2:
  %v2 = load i64, ptr %ptr_cast
  ret i64 %v2
}


define i64 @sink_global_to_flat(i1 %pred, ptr addrspace(1) %ptr) {
; CHECK-LABEL: define i64 @sink_global_to_flat(
; CHECK-SAME: i1 [[PRED:%.*]], ptr addrspace(1) [[PTR:%.*]]) {
; CHECK-NEXT:    br i1 [[PRED]], label [[L1:%.*]], label [[L2:%.*]]
; CHECK:       l1:
; CHECK-NEXT:    [[V1:%.*]] = load i64, ptr addrspace(1) [[PTR]], align 8
; CHECK-NEXT:    ret i64 [[V1]]
; CHECK:       l2:
; CHECK-NEXT:    [[TMP1:%.*]] = addrspacecast ptr addrspace(1) [[PTR]] to ptr
; CHECK-NEXT:    [[V2:%.*]] = load i64, ptr [[TMP1]], align 8
; CHECK-NEXT:    ret i64 [[V2]]
;
  %ptr_cast = addrspacecast ptr addrspace(1) %ptr to ptr
  br i1 %pred, label %l1, label %l2

l1:
  %v1 = load i64, ptr addrspace(1) %ptr
  ret i64 %v1

l2:
  %v2 = load i64, ptr %ptr_cast
  ret i64 %v2
}

define i64 @sink_flat_to_global(i1 %pred, ptr %ptr) {
; CHECK-LABEL: define i64 @sink_flat_to_global(
; CHECK-SAME: i1 [[PRED:%.*]], ptr [[PTR:%.*]]) {
; CHECK-NEXT:    br i1 [[PRED]], label [[L1:%.*]], label [[L2:%.*]]
; CHECK:       l1:
; CHECK-NEXT:    [[V1:%.*]] = load i64, ptr [[PTR]], align 8
; CHECK-NEXT:    ret i64 [[V1]]
; CHECK:       l2:
; CHECK-NEXT:    [[TMP1:%.*]] = addrspacecast ptr [[PTR]] to ptr addrspace(1)
; CHECK-NEXT:    [[V2:%.*]] = load i64, ptr addrspace(1) [[TMP1]], align 8
; CHECK-NEXT:    ret i64 [[V2]]
;
  %ptr_cast = addrspacecast ptr %ptr to ptr addrspace(1)
  br i1 %pred, label %l1, label %l2

l1:
  %v1 = load i64, ptr %ptr
  ret i64 %v1

l2:
  %v2 = load i64, ptr addrspace(1) %ptr_cast
  ret i64 %v2
}

define i64 @sink_flat_to_constant(i1 %pred, ptr %ptr) {
; CHECK-LABEL: define i64 @sink_flat_to_constant(
; CHECK-SAME: i1 [[PRED:%.*]], ptr [[PTR:%.*]]) {
; CHECK-NEXT:    br i1 [[PRED]], label [[L1:%.*]], label [[L2:%.*]]
; CHECK:       l1:
; CHECK-NEXT:    [[V1:%.*]] = load i64, ptr [[PTR]], align 8
; CHECK-NEXT:    ret i64 [[V1]]
; CHECK:       l2:
; CHECK-NEXT:    [[TMP1:%.*]] = addrspacecast ptr [[PTR]] to ptr addrspace(4)
; CHECK-NEXT:    [[V2:%.*]] = load i64, ptr addrspace(4) [[TMP1]], align 8
; CHECK-NEXT:    ret i64 [[V2]]
;
  %ptr_cast = addrspacecast ptr %ptr to ptr addrspace(4)
  br i1 %pred, label %l1, label %l2

l1:
  %v1 = load i64, ptr %ptr
  ret i64 %v1

l2:
  %v2 = load i64, ptr addrspace(4) %ptr_cast
  ret i64 %v2
}

define i64 @sink_flat_to_local(i1 %pred, ptr %ptr) {
; CHECK-LABEL: define i64 @sink_flat_to_local(
; CHECK-SAME: i1 [[PRED:%.*]], ptr [[PTR:%.*]]) {
; CHECK-NEXT:    [[PTR_CAST:%.*]] = addrspacecast ptr [[PTR]] to ptr addrspace(3)
; CHECK-NEXT:    br i1 [[PRED]], label [[L1:%.*]], label [[L2:%.*]]
; CHECK:       l1:
; CHECK-NEXT:    [[V1:%.*]] = load i64, ptr [[PTR]], align 8
; CHECK-NEXT:    ret i64 [[V1]]
; CHECK:       l2:
; CHECK-NEXT:    [[V2:%.*]] = load i64, ptr addrspace(3) [[PTR_CAST]], align 8
; CHECK-NEXT:    ret i64 [[V2]]
;
  %ptr_cast = addrspacecast ptr %ptr to ptr addrspace(3)
  br i1 %pred, label %l1, label %l2

l1:
  %v1 = load i64, ptr %ptr
  ret i64 %v1

l2:
  %v2 = load i64, ptr addrspace(3) %ptr_cast
  ret i64 %v2
}

define i64 @sink_flat_to_private(i1 %pred, ptr %ptr) {
; CHECK-LABEL: define i64 @sink_flat_to_private(
; CHECK-SAME: i1 [[PRED:%.*]], ptr [[PTR:%.*]]) {
; CHECK-NEXT:    [[PTR_CAST:%.*]] = addrspacecast ptr [[PTR]] to ptr addrspace(5)
; CHECK-NEXT:    br i1 [[PRED]], label [[L1:%.*]], label [[L2:%.*]]
; CHECK:       l1:
; CHECK-NEXT:    [[V1:%.*]] = load i64, ptr [[PTR]], align 8
; CHECK-NEXT:    ret i64 [[V1]]
; CHECK:       l2:
; CHECK-NEXT:    [[V2:%.*]] = load i64, ptr addrspace(5) [[PTR_CAST]], align 8
; CHECK-NEXT:    ret i64 [[V2]]
;
  %ptr_cast = addrspacecast ptr %ptr to ptr addrspace(5)
  br i1 %pred, label %l1, label %l2

l1:
  %v1 = load i64, ptr %ptr
  ret i64 %v1

l2:
  %v2 = load i64, ptr addrspace(5) %ptr_cast
  ret i64 %v2
}