aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/TableGen/DecoderEmitter/MultiOps.td
blob: ef15b6b9a9001e6a4fbcbb992b1df886fa1d6347 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
// RUN: not llvm-tblgen -gen-disassembler -I %p/../../../include %s 2>&1 | FileCheck %s --implicit-check-not=error:

include "llvm/Target/Target.td"

def ArchInstrInfo : InstrInfo { }

def Arch : Target {
  let InstructionSet = ArchInstrInfo;
}

def Reg : Register<"reg">;

def Regs : RegisterClass<"foo", [i32], 0, (add Reg)>;

def complex_nodec1 : Operand<i32> {
  let MIOperandInfo = (ops Regs);
}

def complex_nodec2 : Operand<i32> {
  let MIOperandInfo = (ops Regs, Regs);
}

def complex_withdec1 : Operand<i32> {
  let MIOperandInfo = (ops Regs);
  let DecoderMethod = "DecodeComplex";
}

def complex_withdec2 : Operand<i32> {
  let MIOperandInfo = (ops Regs, Regs);
  let DecoderMethod = "DecodeComplex";
}

class ArchInstr : Instruction {
  let Size = 2;
  bits<16> Inst;
}

// This definition is broken in both directions:
// 1. Uses a complex operand without a decoder, and without named sub-ops.
// 2. Uses a complex operand with named sub-ops, but with a decoder as well.

// CHECK: error: DecoderEmitter: operand "r1c" has non-empty MIOperandInfo, but doesn't have a custom decoder!
// CHECK: note: Dumping record for previous error:
// CHECK: error: DecoderEmitter: operand "r2b" has non-empty MIOperandInfo, but doesn't have a custom decoder!
// CHECK: note: Dumping record for previous error:
// CHECK: error: DecoderEmitter: operand "r1" has type "complex_withdec2" with a custom DecoderMethod, but also named sub-operands.
// CHECK: error: DecoderEmitter: operand "r2" has type "complex_withdec1" with a custom DecoderMethod, but also named sub-operands.
def foo1 : ArchInstr {
  bits<2> r1a;
  bits<2> r1b;
  bits<2> r1c;
  bits<2> r2a;
  bits<2> r2b;

  let Inst{1-0} = r1a;
  let Inst{3-2} = r1b;
  let Inst{5-4} = r1c;
  let Inst{7-6} = r2a;
  let Inst{9-8} = r2b;
  let Inst{11-10} = 0b00;

  let OutOperandList = (outs complex_nodec2:$r1c, complex_nodec1:$r2b);
  let InOperandList = (ins (complex_withdec2 $r1a, $r1b):$r1,
                           (complex_withdec1 $r2a):$r2);
}

// This definition has no errors.
def foo2 : ArchInstr {
  bits<2> r2a;
  bits<2> r2b;
  bits<2> r2c;
  bits<2> r1a;
  bits<2> r1b;

  let Inst{1-0} = r2a;
  let Inst{3-2} = r2b;
  let Inst{5-4} = r2c;
  let Inst{7-6} = r1a;
  let Inst{9-8} = r1b;
  let Inst{11-10} = 0b01;

  let OutOperandList = (outs complex_withdec2:$r2c, complex_withdec1:$r1b);
  let InOperandList = (ins (complex_nodec2 $r2a, $r2b):$r2,
                           (complex_nodec1 $r1a):$r1);
}