aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/MC/RISCV/rv64q-invalid.s
blob: ac469c268d7ad4e40c94825601fd7e9f1d843800 (plain)
1
2
3
4
5
6
7
8
9
# RUN: not llvm-mc -triple riscv64 -mattr=+q < %s 2>&1 | FileCheck %s

# Integer registers where FP regs are expected
fcvt.l.q ft0, a0 # CHECK: :[[@LINE]]:10: error: invalid operand for instruction
fcvt.lu.q ft1, a1 # CHECK: :[[@LINE]]:11: error: invalid operand for instruction

# FP registers where integer regs are expected
fcvt.q.l a3, ft3 # CHECK: :[[@LINE]]:10: error: invalid operand for instruction
fcvt.q.lu a4, ft4 # CHECK: :[[@LINE]]:11: error: invalid operand for instruction