aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/MC/RISCV/rv32zilsd-invalid.s
blob: f26f3e9f06d333f21e419c0ccd218ade482e6412 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
# RUN: not llvm-mc -triple riscv32 -mattr=+zilsd < %s 2>&1 | FileCheck %s

# Out of range immediates
## simm12
ld t1, -2049(a0) # CHECK: :[[@LINE]]:8: error: operand must be a symbol with %lo/%pcrel_lo/%tprel_lo specifier or an integer in the range [-2048, 2047]
sd t1, 2048(a0) # CHECK: :[[@LINE]]:8: error: operand must be a symbol with %lo/%pcrel_lo/%tprel_lo specifier or an integer in the range [-2048, 2047]

# Invalid register names
ld t2, (4)a0 # CHECK: :[[@LINE]]:4: error: register must be even
ld s3, (4)a0 # CHECK: :[[@LINE]]:4: error: register must be even
sd t2, (10)s2 # CHECK: :[[@LINE]]:4: error: register must be even
sd a7, (10)s2 # CHECK: :[[@LINE]]:4: error: register must be even