llvm/test/CodeGen/X86/vec_set-A.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i386-unknown -mattr=+sse2 | FileCheck %s --check-prefix=X86
; RUN: llc < %s -mtriple=x86_64-unknown -mattr=+sse2 | FileCheck %s --check-prefix=X64

define <2 x i64> @test1() nounwind {
; X86-LABEL: test1:
; X86:       # %bb.0:
; X86-NEXT:    movss {{.*#+}} xmm0 = [1,0,0,0]
; X86-NEXT:    retl
;
; X64-LABEL: test1:
; X64:       # %bb.0:
; X64-NEXT:    movss {{.*#+}} xmm0 = [1,0,0,0]
; X64-NEXT:    retq
  ret <2 x i64> < i64 1, i64 0 >
}