llvm/test/CodeGen/X86/sse-align-1.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=x86_64-- | FileCheck %s

define <4 x float> @foo(ptr %p) nounwind {
; CHECK-LABEL: foo:
; CHECK:       # %bb.0:
; CHECK-NEXT:    movaps (%rdi), %xmm0
; CHECK-NEXT:    retq
  %t = load <4 x float>, ptr %p
  ret <4 x float> %t
}

define <2 x double> @bar(ptr %p) nounwind {
; CHECK-LABEL: bar:
; CHECK:       # %bb.0:
; CHECK-NEXT:    movaps (%rdi), %xmm0
; CHECK-NEXT:    retq
  %t = load <2 x double>, ptr %p
  ret <2 x double> %t
}