1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=i686-- | FileCheck %s --check-prefix=X86
; RUN: llc < %s -mtriple=x86_64-- | FileCheck %s --check-prefix=X64
; Make sure none of these crash, and that the power-of-two transformations
; trigger correctly.
define i128 @test1(i128 %x) nounwind {
; X86-LABEL: test1:
; X86: # %bb.0:
; X86-NEXT: pushl %ebp
; X86-NEXT: movl %esp, %ebp
; X86-NEXT: andl $-16, %esp
; X86-NEXT: subl $16, %esp
; X86-NEXT: movl 8(%ebp), %eax
; X86-NEXT: movl 32(%ebp), %ecx
; X86-NEXT: movl 36(%ebp), %edx
; X86-NEXT: shrdl $2, %edx, %ecx
; X86-NEXT: shrl $2, %edx
; X86-NEXT: movl %edx, 4(%eax)
; X86-NEXT: movl %ecx, (%eax)
; X86-NEXT: movl $0, 12(%eax)
; X86-NEXT: movl $0, 8(%eax)
; X86-NEXT: movl %ebp, %esp
; X86-NEXT: popl %ebp
; X86-NEXT: retl $4
;
; X64-LABEL: test1:
; X64: # %bb.0:
; X64-NEXT: movq %rsi, %rax
; X64-NEXT: shrq $2, %rax
; X64-NEXT: xorl %edx, %edx
; X64-NEXT: retq
%tmp = udiv i128 %x, 73786976294838206464
ret i128 %tmp
}
define i128 @test2(i128 %x) nounwind {
; X86-LABEL: test2:
; X86 doesn't have __divti3, so the urem is expanded into a loop.
; X86: udiv-do-while
;
; X64-LABEL: test2:
; X64: # %bb.0:
; X64-NEXT: pushq %rax
; X64-NEXT: xorl %edx, %edx
; X64-NEXT: movq $-4, %rcx
; X64-NEXT: callq __udivti3@PLT
; X64-NEXT: popq %rcx
; X64-NEXT: retq
%tmp = udiv i128 %x, -73786976294838206464
ret i128 %tmp
}
define i128 @test3(i128 %x) nounwind {
; X86-LABEL: test3:
; X86 doesn't have __divti3, so the urem is expanded into a loop.
; X86: udiv-do-while
;
; X64-LABEL: test3:
; X64: # %bb.0:
; X64-NEXT: pushq %rax
; X64-NEXT: movq $-3, %rdx
; X64-NEXT: movq $-5, %rcx
; X64-NEXT: callq __udivti3@PLT
; X64-NEXT: popq %rcx
; X64-NEXT: retq
%tmp = udiv i128 %x, -73786976294838206467
ret i128 %tmp
}
|
