aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/WebAssembly/pr59626.ll
blob: 6ffdead28129ef7eccd1a7155d6d9b074883713c (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=wasm32-- -mattr=+simd128 | FileCheck --check-prefix=CHECK-32 %s
; RUN: llc < %s -mtriple=wasm64-- -mattr=+simd128 | FileCheck --check-prefix=CHECK-64 %s

define i8 @f(ptr %0, ptr %1) {
; CHECK-32-LABEL: f:
; CHECK-32:         .functype f (i32, i32) -> (i32)
; CHECK-32-NEXT:  # %bb.0: # %BB
; CHECK-32-NEXT:    local.get 0
; CHECK-32-NEXT:    i32.const 0
; CHECK-32-NEXT:    i32.store8 2
; CHECK-32-NEXT:    local.get 0
; CHECK-32-NEXT:    i32.const 0
; CHECK-32-NEXT:    i32.store16 0
; CHECK-32-NEXT:    local.get 1
; CHECK-32-NEXT:    i32.const 5
; CHECK-32-NEXT:    i32.store8 2
; CHECK-32-NEXT:    local.get 1
; CHECK-32-NEXT:    i32.const 769
; CHECK-32-NEXT:    i32.store16 0
; CHECK-32-NEXT:    i32.const 1
; CHECK-32-NEXT:    # fallthrough-return
;
; CHECK-64-LABEL: f:
; CHECK-64:         .functype f (i64, i64) -> (i32)
; CHECK-64-NEXT:  # %bb.0: # %BB
; CHECK-64-NEXT:    local.get 0
; CHECK-64-NEXT:    i32.const 0
; CHECK-64-NEXT:    i32.store8 2
; CHECK-64-NEXT:    local.get 0
; CHECK-64-NEXT:    i32.const 0
; CHECK-64-NEXT:    i32.store16 0
; CHECK-64-NEXT:    local.get 1
; CHECK-64-NEXT:    i32.const 5
; CHECK-64-NEXT:    i32.store8 2
; CHECK-64-NEXT:    local.get 1
; CHECK-64-NEXT:    i32.const 769
; CHECK-64-NEXT:    i32.store16 0
; CHECK-64-NEXT:    i32.const 1
; CHECK-64-NEXT:    # fallthrough-return
BB:
  store <3 x i8> zeroinitializer, ptr %0
  %S = shufflevector <3 x i128> zeroinitializer, <3 x i128> <i128 0, i128 1, i128 2>, <3 x i32> undef
  %C = icmp ule <3 x i128> %S, zeroinitializer
  %C1 = zext <3 x i1> %C to <3 x i8>
  %E = extractelement <3 x i8> %C1, i32 0
  %B = sdiv <3 x i8> <i8 1, i8 3, i8 5>, %C1
  store <3 x i8> %B, ptr %1
  ret i8 %E
}