1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=ve-unknown-unknown -mattr=+vpu | FileCheck %s
@v256i1 = common dso_local local_unnamed_addr global <256 x i1> zeroinitializer, align 4
@v512i1 = common dso_local local_unnamed_addr global <512 x i1> zeroinitializer, align 4
; Function Attrs: norecurse nounwind readonly
define fastcc <256 x i1> @loadv256i1(ptr nocapture readonly %mp) {
; CHECK-LABEL: loadv256i1:
; CHECK: # %bb.0:
; CHECK-NEXT: ld %s1, (, %s0)
; CHECK-NEXT: ld %s2, 8(, %s0)
; CHECK-NEXT: ld %s3, 16(, %s0)
; CHECK-NEXT: ld %s0, 24(, %s0)
; CHECK-NEXT: lvm %vm1, 0, %s1
; CHECK-NEXT: lvm %vm1, 1, %s2
; CHECK-NEXT: lvm %vm1, 2, %s3
; CHECK-NEXT: lvm %vm1, 3, %s0
; CHECK-NEXT: b.l.t (, %s10)
%m = load <256 x i1>, ptr %mp, align 16
ret <256 x i1> %m
}
; Function Attrs: norecurse nounwind readonly
define fastcc <256 x i1> @loadv256i1com() {
; CHECK-LABEL: loadv256i1com:
; CHECK: # %bb.0:
; CHECK-NEXT: lea %s0, v256i1@lo
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: lea.sl %s0, v256i1@hi(, %s0)
; CHECK-NEXT: ld %s1, (, %s0)
; CHECK-NEXT: ld %s2, 8(, %s0)
; CHECK-NEXT: ld %s3, 16(, %s0)
; CHECK-NEXT: ld %s0, 24(, %s0)
; CHECK-NEXT: lvm %vm1, 0, %s1
; CHECK-NEXT: lvm %vm1, 1, %s2
; CHECK-NEXT: lvm %vm1, 2, %s3
; CHECK-NEXT: lvm %vm1, 3, %s0
; CHECK-NEXT: b.l.t (, %s10)
%m = load <256 x i1>, ptr @v256i1, align 16
ret <256 x i1> %m
}
; Function Attrs: norecurse nounwind readonly
define fastcc <512 x i1> @loadv512i1(ptr nocapture readonly %mp) {
; CHECK-LABEL: loadv512i1:
; CHECK: # %bb.0:
; CHECK-NEXT: ld %s1, (, %s0)
; CHECK-NEXT: ld %s2, 8(, %s0)
; CHECK-NEXT: ld %s3, 16(, %s0)
; CHECK-NEXT: ld %s4, 24(, %s0)
; CHECK-NEXT: lvm %vm3, 0, %s1
; CHECK-NEXT: lvm %vm3, 1, %s2
; CHECK-NEXT: lvm %vm3, 2, %s3
; CHECK-NEXT: lvm %vm3, 3, %s4
; CHECK-NEXT: ld %s1, 32(, %s0)
; CHECK-NEXT: ld %s2, 40(, %s0)
; CHECK-NEXT: ld %s3, 48(, %s0)
; CHECK-NEXT: ld %s0, 56(, %s0)
; CHECK-NEXT: lvm %vm2, 0, %s1
; CHECK-NEXT: lvm %vm2, 1, %s2
; CHECK-NEXT: lvm %vm2, 2, %s3
; CHECK-NEXT: lvm %vm2, 3, %s0
; CHECK-NEXT: b.l.t (, %s10)
%m = load <512 x i1>, ptr %mp, align 16
ret <512 x i1> %m
}
; Function Attrs: norecurse nounwind readonly
define fastcc <512 x i1> @loadv512i1com() {
; CHECK-LABEL: loadv512i1com:
; CHECK: # %bb.0:
; CHECK-NEXT: lea %s0, v512i1@lo
; CHECK-NEXT: and %s0, %s0, (32)0
; CHECK-NEXT: lea.sl %s0, v512i1@hi(, %s0)
; CHECK-NEXT: ld %s1, (, %s0)
; CHECK-NEXT: ld %s2, 8(, %s0)
; CHECK-NEXT: ld %s3, 16(, %s0)
; CHECK-NEXT: ld %s4, 24(, %s0)
; CHECK-NEXT: lvm %vm3, 0, %s1
; CHECK-NEXT: lvm %vm3, 1, %s2
; CHECK-NEXT: lvm %vm3, 2, %s3
; CHECK-NEXT: lvm %vm3, 3, %s4
; CHECK-NEXT: ld %s1, 32(, %s0)
; CHECK-NEXT: ld %s2, 40(, %s0)
; CHECK-NEXT: ld %s3, 48(, %s0)
; CHECK-NEXT: ld %s0, 56(, %s0)
; CHECK-NEXT: lvm %vm2, 0, %s1
; CHECK-NEXT: lvm %vm2, 1, %s2
; CHECK-NEXT: lvm %vm2, 2, %s3
; CHECK-NEXT: lvm %vm2, 3, %s0
; CHECK-NEXT: b.l.t (, %s10)
%m = load <512 x i1>, ptr @v512i1, align 16
ret <512 x i1> %m
}
|
