1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=sparcv9 -disable-sparc-leaf-proc | FileCheck %s
;; 1. When emitting code for v9, CCR branches should always explicitly specify
;; %icc or %xcc.
;; 2. Branches on the result of a 64-bit compare with constant zero should be
;; lowered into an instruction in the BPr class (§A.3 in V9 spec).
;; 3. There should never be a `ba` that jumps into two instructions immediately
;; following it.
define void @bricc(i32 signext %sel) {
; CHECK-LABEL: bricc:
; CHECK: .cfi_startproc
; CHECK-NEXT: ! %bb.0: ! %entry
; CHECK-NEXT: save %sp, -176, %sp
; CHECK-NEXT: .cfi_def_cfa_register %fp
; CHECK-NEXT: .cfi_window_save
; CHECK-NEXT: .cfi_register %o7, %i7
; CHECK-NEXT: cmp %i0, 0
; CHECK-NEXT: be %icc, .LBB0_2
; CHECK-NEXT: nop
; CHECK-NEXT: ! %bb.1: ! %fbb
; CHECK-NEXT: call f2
; CHECK-NEXT: nop
; CHECK-NEXT: ba .LBB0_3
; CHECK-NEXT: nop
; CHECK-NEXT: .LBB0_2: ! %tbb
; CHECK-NEXT: call f1
; CHECK-NEXT: nop
; CHECK-NEXT: .LBB0_3: ! %end
; CHECK-NEXT: call f3
; CHECK-NEXT: nop
; CHECK-NEXT: ret
; CHECK-NEXT: restore
entry:
%cond = icmp eq i32 %sel, 0
br i1 %cond, label %tbb, label %fbb
fbb:
call void @f2()
br label %end
tbb:
call void @f1()
br label %end
end:
call void @f3()
ret void
}
define void @brxcc(i64 %sel) {
; CHECK-LABEL: brxcc:
; CHECK: .cfi_startproc
; CHECK-NEXT: ! %bb.0: ! %entry
; CHECK-NEXT: save %sp, -176, %sp
; CHECK-NEXT: .cfi_def_cfa_register %fp
; CHECK-NEXT: .cfi_window_save
; CHECK-NEXT: .cfi_register %o7, %i7
; CHECK-NEXT: cmp %i0, 1
; CHECK-NEXT: bne %xcc, .LBB1_2
; CHECK-NEXT: nop
; CHECK-NEXT: ! %bb.1: ! %tbb
; CHECK-NEXT: call f1
; CHECK-NEXT: nop
; CHECK-NEXT: ba .LBB1_3
; CHECK-NEXT: nop
; CHECK-NEXT: .LBB1_2: ! %fbb
; CHECK-NEXT: call f2
; CHECK-NEXT: nop
; CHECK-NEXT: .LBB1_3: ! %end
; CHECK-NEXT: call f3
; CHECK-NEXT: nop
; CHECK-NEXT: ret
; CHECK-NEXT: restore
entry:
;; Using 1 here because compares with zero
;; will be lowered into a `brz`, not `be`.
%cond = icmp eq i64 %sel, 1
br i1 %cond, label %tbb, label %fbb
fbb:
call void @f2()
br label %end
tbb:
call void @f1()
br label %end
end:
call void @f3()
ret void
}
define void @brreg(i64 %sel) {
; CHECK-LABEL: brreg:
; CHECK: .cfi_startproc
; CHECK-NEXT: ! %bb.0: ! %entry
; CHECK-NEXT: save %sp, -176, %sp
; CHECK-NEXT: .cfi_def_cfa_register %fp
; CHECK-NEXT: .cfi_window_save
; CHECK-NEXT: .cfi_register %o7, %i7
; CHECK-NEXT: brz %i0, .LBB2_2
; CHECK-NEXT: nop
; CHECK-NEXT: ! %bb.1: ! %fbb
; CHECK-NEXT: call f2
; CHECK-NEXT: nop
; CHECK-NEXT: ba .LBB2_3
; CHECK-NEXT: nop
; CHECK-NEXT: .LBB2_2: ! %tbb
; CHECK-NEXT: call f1
; CHECK-NEXT: nop
; CHECK-NEXT: .LBB2_3: ! %end
; CHECK-NEXT: call f3
; CHECK-NEXT: nop
; CHECK-NEXT: ret
; CHECK-NEXT: restore
entry:
%cond = icmp eq i64 %sel, 0
br i1 %cond, label %tbb, label %fbb
fbb:
call void @f2()
br label %end
tbb:
call void @f1()
br label %end
end:
call void @f3()
ret void
}
declare void @f1(...)
declare void @f2(...)
declare void @f3(...)
|
