llvm/test/CodeGen/RISCV/xandesbfhcvt.ll


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+xandesbfhcvt -target-abi ilp32f \
; RUN:   -verify-machineinstrs < %s | FileCheck %s
; RUN: llc -mtriple=riscv64 -mattr=+xandesbfhcvt -target-abi lp64f \
; RUN:   -verify-machineinstrs < %s | FileCheck %s

define float @fcvt_s_bf16(bfloat %a) nounwind {
; CHECK-LABEL: fcvt_s_bf16:
; CHECK:       # %bb.0:
; CHECK-NEXT:    nds.fcvt.s.bf16 fa0, fa0
; CHECK-NEXT:    ret
  %1 = fpext bfloat %a to float
  ret float %1
}

define bfloat @fcvt_bf16_s(float %a) nounwind {
; CHECK-LABEL: fcvt_bf16_s:
; CHECK:       # %bb.0:
; CHECK-NEXT:    nds.fcvt.bf16.s fa0, fa0
; CHECK-NEXT:    ret
  %1 = fptrunc float %a to bfloat
  ret bfloat %1
}