1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py UTC_ARGS: --version 4
; RUN: llc -verify-machineinstrs < %s -mtriple=powerpc64le-unknown-linux-gnu | FileCheck %s
define i32 @test1(i32 %a) {
; CHECK-LABEL: test1:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: rlwinm 3, 3, 0, 4, 19
; CHECK-NEXT: blr
entry:
%tmp.1 = and i32 %a, 268431360
ret i32 %tmp.1
}
define i32 @test2(i32 %a) {
; CHECK-LABEL: test2:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: rlwinm 3, 3, 24, 24, 31
; CHECK-NEXT: blr
entry:
%tmp.2 = ashr i32 %a, 8
%tmp.3 = and i32 %tmp.2, 255
ret i32 %tmp.3
}
define i32 @test3(i32 %a) {
; CHECK-LABEL: test3:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: rlwinm 3, 3, 24, 24, 31
; CHECK-NEXT: blr
entry:
%tmp.3 = lshr i32 %a, 8
%tmp.4 = and i32 %tmp.3, 255
ret i32 %tmp.4
}
define i32 @test4(i32 %a) {
; CHECK-LABEL: test4:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: rlwinm 3, 3, 8, 0, 8
; CHECK-NEXT: blr
entry:
%tmp.2 = shl i32 %a, 8
%tmp.3 = and i32 %tmp.2, -8388608
ret i32 %tmp.3
}
define i32 @test5(i32 %a) {
; CHECK-LABEL: test5:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: rlwinm 3, 3, 24, 24, 31
; CHECK-NEXT: blr
entry:
%tmp.1 = and i32 %a, 65280
%tmp.2 = ashr i32 %tmp.1, 8
ret i32 %tmp.2
}
define i32 @test6(i32 %a) {
; CHECK-LABEL: test6:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: rlwinm 3, 3, 24, 24, 31
; CHECK-NEXT: blr
entry:
%tmp.1 = and i32 %a, 65280
%tmp.2 = lshr i32 %tmp.1, 8
ret i32 %tmp.2
}
define i32 @test7(i32 %a) {
; CHECK-LABEL: test7:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: rlwinm 3, 3, 8, 0, 7
; CHECK-NEXT: blr
entry:
%tmp.1 = and i32 %a, 16711680
%tmp.2 = shl i32 %tmp.1, 8
ret i32 %tmp.2
}
define i32 @test8(i32 %a, i32 %s) {
; CHECK-LABEL: test8:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: rlwnm 3, 3, 4, 23, 31
; CHECK-NEXT: blr
entry:
%r = call i32 @llvm.ppc.rlwnm(i32 %a, i32 %s, i32 511)
ret i32 %r
}
define i32 @test9(i32 %a) {
; CHECK-LABEL: test9:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: rlwinm 3, 3, 31, 23, 31
; CHECK-NEXT: blr
entry:
%r = call i32 @llvm.ppc.rlwnm(i32 %a, i32 31, i32 511)
ret i32 %r
}
define i32 @test10(i32 %a, i32 %s) {
; CHECK-LABEL: test10:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: li 3, 0
; CHECK-NEXT: blr
entry:
%r = call i32 @llvm.ppc.rlwnm(i32 %a, i32 %s, i32 0)
ret i32 %r
}
define i32 @test11(i32 %a, i32 %s) {
; CHECK-LABEL: test11:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: rotlw 3, 3, 4
; CHECK-NEXT: blr
entry:
%r = call i32 @llvm.ppc.rlwnm(i32 %a, i32 %s, i32 -1)
ret i32 %r
}
declare i32 @llvm.ppc.rlwnm(i32, i32, i32 immarg)
|
