aboutsummaryrefslogtreecommitdiff
path: root/llvm/test/CodeGen/PowerPC/pr42492.ll
blob: ba5ac9169bf6a1d617cff8edad4da3cd67c553ba (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=powerpc64-unknown-linux-gnu -mcpu=pwr9 < %s | FileCheck %s

define void @f(ptr, ptr, ptr) {
; Check we don't assert and this is not a Hardware Loop
; CHECK-LABEL: f:
; CHECK:       # %bb.0:
; CHECK-NEXT:    cmpld 3, 4
; CHECK-NEXT:    beqlr 0
; CHECK-NEXT:  # %bb.1:
; CHECK-NEXT:    not 3, 3
; CHECK-NEXT:    add 3, 3, 4
; CHECK-NEXT:    li 4, 15
; CHECK-NEXT:    cmpldi 3, 15
; CHECK-NEXT:    isellt 3, 3, 4
; CHECK-NEXT:    addi 4, 3, 1
; CHECK-NEXT:    ld 3, 8(5)
; CHECK-NEXT:    mtctr 4
; CHECK-NEXT:    .p2align 4
; CHECK-NEXT:  .LBB0_2:
; CHECK-NEXT:    sldi 3, 3, 4
; CHECK-NEXT:    bdnz .LBB0_2
; CHECK-NEXT:  # %bb.3:
; CHECK-NEXT:    std 3, 8(5)
; CHECK-NEXT:    blr

  %4 = icmp eq ptr %0, %1
  br i1 %4, label %9, label %5

5:                                                ; preds = %3
  %6 = getelementptr inbounds i64, ptr %2, i64 1
  %7 = load i64, ptr %6, align 8
  br label %10

8:                                                ; preds = %10
  store i64 %14, ptr %6, align 8
  br label %9

9:                                                ; preds = %8, %3
  ret void

10:                                               ; preds = %5, %10
  %11 = phi i64 [ %7, %5 ], [ %14, %10 ]
  %12 = phi i32 [ 0, %5 ], [ %15, %10 ]
  %13 = phi ptr [ %0, %5 ], [ %16, %10 ]
  %14 = shl nsw i64 %11, 4
  %15 = add nuw nsw i32 %12, 1
  %16 = getelementptr inbounds i8, ptr %13, i64 1
  %17 = icmp ugt i32 %12, 14
  %18 = icmp eq ptr %16, %1
  %19 = or i1 %18, %17
  br i1 %19, label %8, label %10
}